Prev PageHierarchyFilesModulesSignalsTasksFunctionsHelp
ABCDEFGHILMNOPRSTUVWX

Signals index

V
 VDD : tb_cmsdk_mcu : wire
 VDDIO : tb_cmsdk_mcu : wire
 VSS : tb_cmsdk_mcu : wire
 VSSIO : tb_cmsdk_mcu : wire
W
 WAKEUP : CORTEXM0INTEGRATION : output
Connects down to:cortexm0_wic:u_wic:WAKEUP 
Connects up to:nanosoc_cpu:u_cortex_m0_integration:WAKEUP 
 WAKEUP : cortexm0_pmu : input
Connects down to:cm0_pmu_sync_reset:u_dbg_wakeup_sync:SYNCDI 
Connects up to:nanosoc_chip:u_cortexm0_pmu:WAKEUP 
 WAKEUP : cortexm0_wic : output
Connects up to:CORTEXM0INTEGRATION:u_wic:WAKEUP 
 WAKEUP : nanosoc_chip : wire
Connects down to:cortexm0_pmu:u_cortexm0_pmu:WAKEUP , nanosoc_cpu:u_nanosoc_cpu:WAKEUP 
 WAKEUP : nanosoc_cpu : output
Connects down to:CORTEXM0INTEGRATION:u_cortex_m0_integration:WAKEUP 
Connects up to:nanosoc_chip:u_nanosoc_cpu:WAKEUP 
 wakeup_s : cortexm0_pmu : wire
Connects down to:cm0_pmu_sync_reset:u_dbg_wakeup_sync:SYNCDO 
 wake_up : cortexm0_wic : wire
 wake_up_dbg : cortexm0_pmu : wire
 wake_up_sys : cortexm0_pmu : wire
 watchdog_int : cmsdk_apb_subsystem : wire
 watchdog_interrupt : cmsdk_apb_subsystem : output
Connects up to:nanosoc_sysio:u_apb_subsystem:SYS_NMI 
 watchdog_prdata : cmsdk_apb_subsystem : wire
Connects down to:cmsdk_apb_slave_mux:u_apb_slave_mux:PRDATA8 
 watchdog_pready : cmsdk_apb_subsystem : wire
Connects down to:cmsdk_apb_slave_mux:u_apb_slave_mux:PREADY8 
 watchdog_psel : cmsdk_apb_subsystem : wire
Connects down to:cmsdk_apb_slave_mux:u_apb_slave_mux:PSEL8 
 watchdog_pslverr : cmsdk_apb_subsystem : wire
Connects down to:cmsdk_apb_slave_mux:u_apb_slave_mux:PSLVERR8 
 watchdog_reset : cmsdk_apb_subsystem : output
Connects up to:nanosoc_sysio:u_apb_subsystem:WDOGRESETREQ 
 watchdog_rst : cmsdk_apb_subsystem : wire
 wcmd : ft1248_streamio_v1_0 : wire
 wcmdpatt : ft1248_streamio_v1_0 : wire
 WDATA : cmsdk_fpga_rom : input
Connects up to:nanosoc_chip:u_fpga_ram2:wdata_ram2 
 WDATA : cmsdk_fpga_sram : input
Connects up to:nanosoc_chip:u_fpga_ram3:wdata_ram3 , nanosoc_chip:u_fpga_ram8:wdata_ram8 , nanosoc_chip:u_fpga_ram9:wdata_ram9 
 wdata_op0 : soclabs_4x7_SlaveOutput : input wire
Connects up to:soclabs_4x7_AhbMatrix:u_soclabs_4x7_slaveoutput_0:HWDATA_adp , soclabs_4x7_AhbMatrix:u_soclabs_4x7_slaveoutput_1:HWDATA_adp , soclabs_4x7_AhbMatrix:u_soclabs_4x7_slaveoutput_2:HWDATA_adp , soclabs_4x7_AhbMatrix:u_soclabs_4x7_slaveoutput_3:HWDATA_adp , soclabs_4x7_AhbMatrix:u_soclabs_4x7_slaveoutput_4:HWDATA_adp , soclabs_4x7_AhbMatrix:u_soclabs_4x7_slaveoutput_5:HWDATA_adp , soclabs_4x7_AhbMatrix:u_soclabs_4x7_slaveoutput_6:HWDATA_adp 
 wdata_op1 : soclabs_4x7_SlaveOutput : input wire
Connects up to:soclabs_4x7_AhbMatrix:u_soclabs_4x7_slaveoutput_0:HWDATA_dma , soclabs_4x7_AhbMatrix:u_soclabs_4x7_slaveoutput_1:HWDATA_dma , soclabs_4x7_AhbMatrix:u_soclabs_4x7_slaveoutput_2:HWDATA_dma , soclabs_4x7_AhbMatrix:u_soclabs_4x7_slaveoutput_3:HWDATA_dma , soclabs_4x7_AhbMatrix:u_soclabs_4x7_slaveoutput_4:HWDATA_dma , soclabs_4x7_AhbMatrix:u_soclabs_4x7_slaveoutput_5:HWDATA_dma , soclabs_4x7_AhbMatrix:u_soclabs_4x7_slaveoutput_6:HWDATA_dma 
 wdata_op2 : soclabs_4x7_SlaveOutput : input wire
Connects up to:soclabs_4x7_AhbMatrix:u_soclabs_4x7_slaveoutput_0:HWDATA_dma2 , soclabs_4x7_AhbMatrix:u_soclabs_4x7_slaveoutput_1:HWDATA_dma2 , soclabs_4x7_AhbMatrix:u_soclabs_4x7_slaveoutput_2:HWDATA_dma2 , soclabs_4x7_AhbMatrix:u_soclabs_4x7_slaveoutput_3:HWDATA_dma2 , soclabs_4x7_AhbMatrix:u_soclabs_4x7_slaveoutput_4:HWDATA_dma2 , soclabs_4x7_AhbMatrix:u_soclabs_4x7_slaveoutput_5:HWDATA_dma2 , soclabs_4x7_AhbMatrix:u_soclabs_4x7_slaveoutput_6:HWDATA_dma2 
 wdata_op3 : soclabs_4x7_SlaveOutput : input wire
Connects up to:soclabs_4x7_AhbMatrix:u_soclabs_4x7_slaveoutput_0:HWDATA_cpu , soclabs_4x7_AhbMatrix:u_soclabs_4x7_slaveoutput_1:HWDATA_cpu , soclabs_4x7_AhbMatrix:u_soclabs_4x7_slaveoutput_2:HWDATA_cpu , soclabs_4x7_AhbMatrix:u_soclabs_4x7_slaveoutput_3:HWDATA_cpu , soclabs_4x7_AhbMatrix:u_soclabs_4x7_slaveoutput_4:HWDATA_cpu , soclabs_4x7_AhbMatrix:u_soclabs_4x7_slaveoutput_5:HWDATA_cpu , soclabs_4x7_AhbMatrix:u_soclabs_4x7_slaveoutput_6:HWDATA_cpu 
 wdata_phase : soclabs_4x7_SlaveOutput : reg
 wdata_ram2 : nanosoc_chip : wire
Connects down to:cmsdk_ahb_to_sram:u_ahb_to_sram2:SRAMWDATA , cmsdk_fpga_rom:u_fpga_ram2:WDATA 
 wdata_ram3 : nanosoc_chip : wire
Connects down to:cmsdk_ahb_to_sram:u_ahb_to_sram3:SRAMWDATA , cmsdk_fpga_sram:u_fpga_ram3:WDATA 
 wdata_ram8 : nanosoc_chip : wire
Connects down to:cmsdk_ahb_to_sram:u_ahb_to_sram8:SRAMWDATA , cmsdk_fpga_sram:u_fpga_ram8:WDATA 
 wdata_ram9 : nanosoc_chip : wire
Connects down to:cmsdk_ahb_to_sram:u_ahb_to_sram9:SRAMWDATA , cmsdk_fpga_sram:u_fpga_ram9:WDATA 
 WDOGRESETREQ : cmsdk_mcu_sysctrl : input
Connects up to:nanosoc_sysio:u_cmsdk_mcu_sysctrl:WDOGRESETREQ 
 WDOGRESETREQ : nanosoc_chip : wire
Connects down to:nanosoc_cpu:u_nanosoc_cpu:WDOGRESETREQ , nanosoc_sysio:u_nanosoc_sysio:WDOGRESETREQ 
 WDOGRESETREQ : nanosoc_cpu : input
Connects up to:nanosoc_chip:u_nanosoc_cpu:WDOGRESETREQ 
 WDOGRESETREQ : nanosoc_sysio : output
Connects down to:cmsdk_mcu_sysctrl:u_cmsdk_mcu_sysctrl:WDOGRESETREQ , cmsdk_apb_subsystem:u_apb_subsystem:watchdog_reset 
Connects up to:nanosoc_chip:u_nanosoc_sysio:WDOGRESETREQ 
 wen_ram2 : nanosoc_chip : wire
Connects down to:cmsdk_ahb_to_sram:u_ahb_to_sram2:SRAMWEN , cmsdk_fpga_rom:u_fpga_ram2:WREN 
 wen_ram3 : nanosoc_chip : wire
Connects down to:cmsdk_ahb_to_sram:u_ahb_to_sram3:SRAMWEN , cmsdk_fpga_sram:u_fpga_ram3:WREN 
 wen_ram8 : nanosoc_chip : wire
Connects down to:cmsdk_ahb_to_sram:u_ahb_to_sram8:SRAMWEN , cmsdk_fpga_sram:u_fpga_ram8:WREN 
 wen_ram9 : nanosoc_chip : wire
Connects down to:cmsdk_ahb_to_sram:u_ahb_to_sram9:SRAMWEN , cmsdk_fpga_sram:u_fpga_ram9:WREN 
 WICCLEAR : cortexm0_wic : input
Connects up to:CORTEXM0INTEGRATION:u_wic:wic_clear 
 WICDSACKn : cortexm0_wic : input
Connects up to:CORTEXM0INTEGRATION:u_wic:wic_ds_ack_n 
 WICDSREQn : cortexm0_wic : output
Connects up to:CORTEXM0INTEGRATION:u_wic:wic_ds_req_n 
 WICENACK : CORTEXM0INTEGRATION : output
Connects down to:cortexm0_wic:u_wic:WICENACK 
Connects up to:nanosoc_cpu:u_cortex_m0_integration:WICENACK 
 WICENACK : cortexm0_pmu : input
Connects down to:cm0_pmu_sync_reset:u_dbg_wicenack_sync:SYNCDI 
Connects up to:nanosoc_chip:u_cortexm0_pmu:WICENACK 
 WICENACK : cortexm0_wic : output
Connects up to:CORTEXM0INTEGRATION:u_wic:WICENACK 
 WICENACK : nanosoc_chip : wire
Connects down to:cortexm0_pmu:u_cortexm0_pmu:WICENACK , nanosoc_cpu:u_nanosoc_cpu:WICENACK 
 WICENACK : nanosoc_cpu : output
Connects down to:CORTEXM0INTEGRATION:u_cortex_m0_integration:WICENACK 
Connects up to:nanosoc_chip:u_nanosoc_cpu:WICENACK 
 wicenack_s : cortexm0_pmu : wire
Connects down to:cm0_pmu_sync_reset:u_dbg_wicenack_sync:SYNCDO 
 WICENREQ : CORTEXM0INTEGRATION : input
Connects down to:cortexm0_wic:u_wic:WICENREQ 
Connects up to:nanosoc_cpu:u_cortex_m0_integration:WICENREQ 
 WICENREQ : cortexm0_pmu : output reg
Connects up to:nanosoc_chip:u_cortexm0_pmu:WICENREQ 
 WICENREQ : cortexm0_wic : input
Connects up to:CORTEXM0INTEGRATION:u_wic:WICENREQ 
 WICENREQ : nanosoc_chip : wire
Connects down to:cortexm0_pmu:u_cortexm0_pmu:WICENREQ , nanosoc_cpu:u_nanosoc_cpu:WICENREQ 
 WICENREQ : nanosoc_cpu : input
Connects down to:CORTEXM0INTEGRATION:u_cortex_m0_integration:WICENREQ 
Connects up to:nanosoc_chip:u_nanosoc_cpu:WICENREQ 
 WICINT : cortexm0_wic : input
Connects up to:CORTEXM0INTEGRATION:u_wic:wic_int 
 WICLOAD : cortexm0_wic : input
Connects up to:CORTEXM0INTEGRATION:u_wic:wic_load 
 WICMASK : cortexm0_wic : input
Connects up to:CORTEXM0INTEGRATION:u_wic:wic_mask 
 WICPEND : cortexm0_wic : output
Connects up to:CORTEXM0INTEGRATION:u_wic:wic_pend 
 WICSENSE : CORTEXM0INTEGRATION : output
Connects up to:nanosoc_cpu:u_cortex_m0_integration:WICSENSE 
 WICSENSE : cortexm0_wic : output
Connects up to:CORTEXM0INTEGRATION:u_wic:wic_sense 
 WICSENSE : nanosoc_cpu : wire
Connects down to:CORTEXM0INTEGRATION:u_cortex_m0_integration:WICSENSE 
 wic_actv : cortexm0_wic : reg
 wic_clear : CORTEXM0INTEGRATION : wire
Connects down to:CORTEXM0:u_cortexm0:WICCLEAR , cortexm0_wic:u_wic:WICCLEAR 
 wic_ds_ack_n : CORTEXM0INTEGRATION : wire
Connects down to:CORTEXM0:u_cortexm0:WICDSACKn , cortexm0_wic:u_wic:WICDSACKn 
 wic_ds_mode : cortexm0_pmu : wire
 wic_ds_req_clr : cortexm0_wic : wire
 wic_ds_req_n : CORTEXM0INTEGRATION : wire
Connects down to:CORTEXM0:u_cortexm0:WICDSREQn , cortexm0_wic:u_wic:WICDSREQn 
 wic_ds_req_r : cortexm0_wic : reg
 wic_ds_req_set : cortexm0_wic : wire
 wic_en_ack_clr : cortexm0_wic : wire
 wic_en_ack_r : cortexm0_wic : reg
 wic_en_ack_set : cortexm0_wic : wire
 wic_int : CORTEXM0INTEGRATION : wire
Connects down to:cortexm0_wic:u_wic:WICINT 
 wic_load : CORTEXM0INTEGRATION : wire
Connects down to:CORTEXM0:u_cortexm0:WICLOAD , cortexm0_wic:u_wic:WICLOAD 
 wic_mask : CORTEXM0INTEGRATION : wire
Connects down to:cortexm0_wic:u_wic:WICMASK 
 wic_mask_isr : CORTEXM0INTEGRATION : wire
Connects down to:CORTEXM0:u_cortexm0:WICMASKISR 
 wic_mask_nmi : CORTEXM0INTEGRATION : wire
Connects down to:CORTEXM0:u_cortexm0:WICMASKNMI 
 wic_mask_rxev : CORTEXM0INTEGRATION : wire
Connects down to:CORTEXM0:u_cortexm0:WICMASKRXEV 
 wic_pend : CORTEXM0INTEGRATION : wire
Connects down to:cortexm0_wic:u_wic:WICPEND 
 wic_pend : cortexm0_wic : wire
 wic_sense : CORTEXM0INTEGRATION : wire
Connects down to:cortexm0_wic:u_wic:WICSENSE 
 wic_sense : cortexm0_wic : wire
 word_addr : cmsdk_ahb_cs_rom_table : wire
 word_at_00 : cmsdk_ahb_to_sram : wire
 WREN : cmsdk_fpga_rom : input
Connects up to:nanosoc_chip:u_fpga_ram2:wen_ram2 
 WREN : cmsdk_fpga_sram : input
Connects up to:nanosoc_chip:u_fpga_ram3:wen_ram3 , nanosoc_chip:u_fpga_ram8:wen_ram8 , nanosoc_chip:u_fpga_ram9:wen_ram9 
 write_enable : cmsdk_apb_usrt : wire
 write_enable : cmsdk_fpga_sram : wire
 write_enable00 : cmsdk_apb_usrt : wire
 write_enable04 : cmsdk_apb_usrt : wire
 write_enable08 : cmsdk_apb_usrt : wire
 write_enable0c : cmsdk_apb_usrt : wire
 write_enable10 : cmsdk_apb_usrt : wire
 write_ip : soclabs_4x7_MasterInput : output reg
Connects up to:soclabs_4x7_AhbMatrix:u_soclabs_4x7_MasterInput_0:i_write0 , soclabs_4x7_AhbMatrix:u_soclabs_4x7_MasterInput_1:i_write1 , soclabs_4x7_AhbMatrix:u_soclabs_4x7_MasterInput_2:i_write2 , soclabs_4x7_AhbMatrix:u_soclabs_4x7_MasterInput_3:i_write3 
 write_op0 : soclabs_4x7_SlaveOutput : input wire
Connects up to:soclabs_4x7_AhbMatrix:u_soclabs_4x7_slaveoutput_0:i_write0 , soclabs_4x7_AhbMatrix:u_soclabs_4x7_slaveoutput_1:i_write0 , soclabs_4x7_AhbMatrix:u_soclabs_4x7_slaveoutput_2:i_write0 , soclabs_4x7_AhbMatrix:u_soclabs_4x7_slaveoutput_3:i_write0 , soclabs_4x7_AhbMatrix:u_soclabs_4x7_slaveoutput_4:i_write0 , soclabs_4x7_AhbMatrix:u_soclabs_4x7_slaveoutput_5:i_write0 , soclabs_4x7_AhbMatrix:u_soclabs_4x7_slaveoutput_6:i_write0 
 write_op1 : soclabs_4x7_SlaveOutput : input wire
Connects up to:soclabs_4x7_AhbMatrix:u_soclabs_4x7_slaveoutput_0:i_write1 , soclabs_4x7_AhbMatrix:u_soclabs_4x7_slaveoutput_1:i_write1 , soclabs_4x7_AhbMatrix:u_soclabs_4x7_slaveoutput_2:i_write1 , soclabs_4x7_AhbMatrix:u_soclabs_4x7_slaveoutput_3:i_write1 , soclabs_4x7_AhbMatrix:u_soclabs_4x7_slaveoutput_4:i_write1 , soclabs_4x7_AhbMatrix:u_soclabs_4x7_slaveoutput_5:i_write1 , soclabs_4x7_AhbMatrix:u_soclabs_4x7_slaveoutput_6:i_write1 
 write_op2 : soclabs_4x7_SlaveOutput : input wire
Connects up to:soclabs_4x7_AhbMatrix:u_soclabs_4x7_slaveoutput_0:i_write2 , soclabs_4x7_AhbMatrix:u_soclabs_4x7_slaveoutput_1:i_write2 , soclabs_4x7_AhbMatrix:u_soclabs_4x7_slaveoutput_2:i_write2 , soclabs_4x7_AhbMatrix:u_soclabs_4x7_slaveoutput_3:i_write2 , soclabs_4x7_AhbMatrix:u_soclabs_4x7_slaveoutput_4:i_write2 , soclabs_4x7_AhbMatrix:u_soclabs_4x7_slaveoutput_5:i_write2 , soclabs_4x7_AhbMatrix:u_soclabs_4x7_slaveoutput_6:i_write2 
 write_op3 : soclabs_4x7_SlaveOutput : input wire
Connects up to:soclabs_4x7_AhbMatrix:u_soclabs_4x7_slaveoutput_0:i_write3 , soclabs_4x7_AhbMatrix:u_soclabs_4x7_slaveoutput_1:i_write3 , soclabs_4x7_AhbMatrix:u_soclabs_4x7_slaveoutput_2:i_write3 , soclabs_4x7_AhbMatrix:u_soclabs_4x7_slaveoutput_3:i_write3 , soclabs_4x7_AhbMatrix:u_soclabs_4x7_slaveoutput_4:i_write3 , soclabs_4x7_AhbMatrix:u_soclabs_4x7_slaveoutput_5:i_write3 , soclabs_4x7_AhbMatrix:u_soclabs_4x7_slaveoutput_6:i_write3 
 write_reg : pl230_apb_regs : wire
 write_trans : cmsdk_iop_gpio : wire
 wr_reg : cmsdk_ahb_to_apb : reg
 wuser_op0 : soclabs_4x7_SlaveOutput : input wire
Connects up to:soclabs_4x7_AhbMatrix:u_soclabs_4x7_slaveoutput_0:HWUSER_adp , soclabs_4x7_AhbMatrix:u_soclabs_4x7_slaveoutput_1:HWUSER_adp , soclabs_4x7_AhbMatrix:u_soclabs_4x7_slaveoutput_2:HWUSER_adp , soclabs_4x7_AhbMatrix:u_soclabs_4x7_slaveoutput_3:HWUSER_adp , soclabs_4x7_AhbMatrix:u_soclabs_4x7_slaveoutput_4:HWUSER_adp , soclabs_4x7_AhbMatrix:u_soclabs_4x7_slaveoutput_5:HWUSER_adp , soclabs_4x7_AhbMatrix:u_soclabs_4x7_slaveoutput_6:HWUSER_adp 
 wuser_op1 : soclabs_4x7_SlaveOutput : input wire
Connects up to:soclabs_4x7_AhbMatrix:u_soclabs_4x7_slaveoutput_0:HWUSER_dma , soclabs_4x7_AhbMatrix:u_soclabs_4x7_slaveoutput_1:HWUSER_dma , soclabs_4x7_AhbMatrix:u_soclabs_4x7_slaveoutput_2:HWUSER_dma , soclabs_4x7_AhbMatrix:u_soclabs_4x7_slaveoutput_3:HWUSER_dma , soclabs_4x7_AhbMatrix:u_soclabs_4x7_slaveoutput_4:HWUSER_dma , soclabs_4x7_AhbMatrix:u_soclabs_4x7_slaveoutput_5:HWUSER_dma , soclabs_4x7_AhbMatrix:u_soclabs_4x7_slaveoutput_6:HWUSER_dma 
 wuser_op2 : soclabs_4x7_SlaveOutput : input wire
Connects up to:soclabs_4x7_AhbMatrix:u_soclabs_4x7_slaveoutput_0:HWUSER_dma2 , soclabs_4x7_AhbMatrix:u_soclabs_4x7_slaveoutput_1:HWUSER_dma2 , soclabs_4x7_AhbMatrix:u_soclabs_4x7_slaveoutput_2:HWUSER_dma2 , soclabs_4x7_AhbMatrix:u_soclabs_4x7_slaveoutput_3:HWUSER_dma2 , soclabs_4x7_AhbMatrix:u_soclabs_4x7_slaveoutput_4:HWUSER_dma2 , soclabs_4x7_AhbMatrix:u_soclabs_4x7_slaveoutput_5:HWUSER_dma2 , soclabs_4x7_AhbMatrix:u_soclabs_4x7_slaveoutput_6:HWUSER_dma2 
 wuser_op3 : soclabs_4x7_SlaveOutput : input wire
Connects up to:soclabs_4x7_AhbMatrix:u_soclabs_4x7_slaveoutput_0:HWUSER_cpu , soclabs_4x7_AhbMatrix:u_soclabs_4x7_slaveoutput_1:HWUSER_cpu , soclabs_4x7_AhbMatrix:u_soclabs_4x7_slaveoutput_2:HWUSER_cpu , soclabs_4x7_AhbMatrix:u_soclabs_4x7_slaveoutput_3:HWUSER_cpu , soclabs_4x7_AhbMatrix:u_soclabs_4x7_slaveoutput_4:HWUSER_cpu , soclabs_4x7_AhbMatrix:u_soclabs_4x7_slaveoutput_5:HWUSER_cpu , soclabs_4x7_AhbMatrix:u_soclabs_4x7_slaveoutput_6:HWUSER_cpu 
ABCDEFGHILMNOPRSTUVWX
Next PageHierarchyFilesModulesSignalsTasksFunctionsHelp

This page: Created:Wed Feb 22 13:33:07 2023

Verilog converted to html by v2html 7.30.1.3 (written by Costas Calamvokis).Help