Prev Page | Hierarchy | Files | Modules | Signals | Tasks | Functions | Help |
A | B | C | D | E | F | G | H | I | L | M | N | O | P | R | S | T | U | V | W | X |
C |
Connects up to: | nanosoc_cpu:u_cortex_m0_integration:CDBGPWRUPACK |
Connects down to: | cm0_pmu_cdc_send_reset:u_cdbgpwrupack:REGDO |
Connects up to: | nanosoc_chip:u_cortexm0_pmu:CDBGPWRUPACK |
Connects down to: | cortexm0_pmu:u_cortexm0_pmu:CDBGPWRUPACK , nanosoc_cpu:u_nanosoc_cpu:CDBGPWRUPACK |
Connects down to: | CORTEXM0INTEGRATION:u_cortex_m0_integration:CDBGPWRUPACK |
Connects up to: | nanosoc_chip:u_nanosoc_cpu:CDBGPWRUPACK |
Connects up to: | nanosoc_cpu:u_cortex_m0_integration:CDBGPWRUPREQ |
Connects down to: | cm0_pmu_sync_reset:u_dbg_pupreq_sync:SYNCDI |
Connects up to: | nanosoc_chip:u_cortexm0_pmu:CDBGPWRUPREQ |
Connects down to: | cortexm0_pmu:u_cortexm0_pmu:CDBGPWRUPREQ , nanosoc_cpu:u_nanosoc_cpu:CDBGPWRUPREQ |
Connects down to: | CORTEXM0INTEGRATION:u_cortex_m0_integration:CDBGPWRUPREQ |
Connects up to: | nanosoc_chip:u_nanosoc_cpu:CDBGPWRUPREQ |
Connects down to: | cm0_pmu_sync_reset:u_dbg_pupreq_sync:SYNCDO |
Connects down to: | CORTEXM0DAP:u_dap:CDBGPWRUPACK |
Connects down to: | CORTEXM0DAP:u_dap:CDBGPWRUPREQ |
Connects up to: | nanosoc_chip:u_cmsdk_mcu_clkctrl:TESTMODE |
Connects down to: | cm0_pmu_acg:u_hclk:BYPASS , cm0_pmu_acg:u_dclk:BYPASS , cm0_pmu_acg:u_fclk:BYPASS |
Connects up to: | nanosoc_chip:u_cortexm0_pmu:TESTMODE |
Connects up to: | pl230_udma:u_pl230_ahb_ctrl:chnl_ctrl_hprot3to1 |
Connects up to: | pl230_udma:u_pl230_apb_regs:chnl_ctrl_hprot3to1 |
Connects down to: | pl230_apb_regs:u_pl230_apb_regs:chnl_ctrl_hprot3to1 , pl230_ahb_ctrl:u_pl230_ahb_ctrl:chnl_ctrl_hprot3to1 |
Connects up to: | pl230_udma:u_pl230_ahb_ctrl:chnl_enable_status |
Connects up to: | pl230_udma:u_pl230_apb_regs:chnl_enable_status |
Connects down to: | pl230_apb_regs:u_pl230_apb_regs:chnl_enable_status , pl230_ahb_ctrl:u_pl230_ahb_ctrl:chnl_enable_status |
Connects up to: | pl230_udma:u_pl230_ahb_ctrl:chnl_priority_status |
Connects up to: | pl230_udma:u_pl230_apb_regs:chnl_priority_status |
Connects down to: | pl230_apb_regs:u_pl230_apb_regs:chnl_priority_status , pl230_ahb_ctrl:u_pl230_ahb_ctrl:chnl_priority_status |
Connects up to: | pl230_udma:u_pl230_ahb_ctrl:chnl_pri_alt_status |
Connects up to: | pl230_udma:u_pl230_apb_regs:chnl_pri_alt_status |
Connects down to: | pl230_apb_regs:u_pl230_apb_regs:chnl_pri_alt_status , pl230_ahb_ctrl:u_pl230_ahb_ctrl:chnl_pri_alt_status |
Connects up to: | pl230_udma:u_pl230_ahb_ctrl:chnl_req_mask_status |
Connects up to: | pl230_udma:u_pl230_apb_regs:chnl_req_mask_status |
Connects down to: | pl230_apb_regs:u_pl230_apb_regs:chnl_req_mask_status , pl230_ahb_ctrl:u_pl230_ahb_ctrl:chnl_req_mask_status |
Connects up to: | pl230_udma:u_pl230_ahb_ctrl:chnl_sw_request |
Connects up to: | pl230_udma:u_pl230_apb_regs:chnl_sw_request |
Connects down to: | pl230_apb_regs:u_pl230_apb_regs:chnl_sw_request , pl230_ahb_ctrl:u_pl230_ahb_ctrl:chnl_sw_request |
Connects up to: | pl230_udma:u_pl230_ahb_ctrl:chnl_useburst_status |
Connects up to: | pl230_udma:u_pl230_apb_regs:chnl_useburst_status |
Connects down to: | pl230_apb_regs:u_pl230_apb_regs:chnl_useburst_status , pl230_ahb_ctrl:u_pl230_ahb_ctrl:chnl_useburst_status |
Connects up to: | ahb_bootrom:u_bootrom:HCLK |
Connects up to: | CORTEXM0INTEGRATION:u_dpreset_sync:SWCLKTCK |
Connects up to: | cortexm0_rst_ctl:u_hreset_req:FCLK , cortexm0_rst_ctl:u_dbgreset_req:FCLK |
Connects up to: | cortexm0_rst_ctl:u_dbgresetn_sync:DCLK , cortexm0_rst_ctl:u_poresetn_sync:FCLK , cortexm0_rst_ctl:u_hresetn_sync:HCLK |
Connects up to: | tb_cmsdk_mcu:u_cmsdk_clkreset:XTAL1 |
Connects up to: | nanosoc_chip:u_fpga_ram2:HCLK |
Connects up to: | nanosoc_chip:u_fpga_ram3:HCLK , nanosoc_chip:u_fpga_ram8:HCLK , nanosoc_chip:u_fpga_ram9:HCLK |
Connects up to: | tb_cmsdk_mcu:u_cmsdk_uart_capture1:ft_clk2uart , tb_cmsdk_mcu:u_cmsdk_uart_capture2:ft_clk2uart , tb_cmsdk_mcu:u_cmsdk_uart_capture:uart_clk |
Connects up to: | nanosoc_chip:u_ftdio_com:HCLK |
Connects down to: | cmsdk_mcu_clkctrl:u_cmsdk_mcu_clkctrl:XTAL1 |
Connects up to: | tb_cmsdk_mcu:u_BOOTROM:XTAL1 |
Connects up to: | cortexm0_pmu:u_hclk:FCLK , cortexm0_pmu:u_dclk:FCLK , cortexm0_pmu:u_fclk:FCLK |
Connects up to: | cortexm0_pmu:u_dclk:DCLK , cortexm0_pmu:u_hclk:HCLK , cortexm0_pmu:u_fclk:SCLK |
Connects down to: | cmsdk_mcu_clkctrl:u_cmsdk_mcu_clkctrl:SYSRESETREQ |
Connects up to: | pl230_udma:u_pl230_ahb_ctrl:clr_useburst |
Connects up to: | pl230_udma:u_pl230_apb_regs:clr_useburst |
Connects down to: | pl230_apb_regs:u_pl230_apb_regs:clr_useburst , pl230_ahb_ctrl:u_pl230_ahb_ctrl:clr_useburst |
Connects down to: | cortexm0_rst_ctl:u_rst_ctl:SYSRESETREQ , cortexm0_pmu:u_cortexm0_pmu:HRESETREQ |
Connects down to: | CORTEXM0:u_cortexm0:CODEHINTDE |
Connects up to: | nanosoc_cpu:u_cortex_m0_integration:CODEHINTDE |
Connects down to: | CORTEXM0INTEGRATION:u_cortex_m0_integration:CODEHINTDE |
Connects down to: | CORTEXM0:u_cortexm0:CODENSEQ |
Connects up to: | nanosoc_cpu:u_cortex_m0_integration:CODENSEQ |
Connects down to: | CORTEXM0INTEGRATION:u_cortex_m0_integration:CODENSEQ |
Connects down to: | cmsdk_iop_gpio:u_iop_gpio:COMBINT |
Connects up to: | cmsdk_ahb_gpio:u_iop_gpio:COMBINT |
Connects down to: | ADPcontrol_v1_0:u_ADP:com_rx_tdata , ft1248_streamio_v1_0:u_ftdio_com:txd_tdata |
Connects down to: | ADPcontrol_v1_0:u_ADP:com_rx_tready , ft1248_streamio_v1_0:u_ftdio_com:txd_tready |
Connects down to: | ADPcontrol_v1_0:u_ADP:com_rx_tvalid , ft1248_streamio_v1_0:u_ftdio_com:txd_tvalid |
Connects down to: | ADPcontrol_v1_0:u_ADP:com_tx_tdata , ft1248_streamio_v1_0:u_ftdio_com:rxd_tdata |
Connects down to: | ADPcontrol_v1_0:u_ADP:com_tx_tready , ft1248_streamio_v1_0:u_ftdio_com:rxd_tready |
Connects down to: | ADPcontrol_v1_0:u_ADP:com_tx_tvalid , ft1248_streamio_v1_0:u_ftdio_com:rxd_tvalid |
Connects up to: | ADPcontrol_v1_0:ADPmanager:com_rx_tdata |
Connects up to: | ADPcontrol_v1_0:ADPmanager:com_rx_tready |
Connects up to: | ADPcontrol_v1_0:ADPmanager:com_rx_tvalid |
Connects up to: | ADPcontrol_v1_0:ADPmanager:com_tx_tdata |
Connects up to: | ADPcontrol_v1_0:ADPmanager:com_tx_tready |
Connects up to: | ADPcontrol_v1_0:ADPmanager:com_tx_tvalid |
Connects down to: | ADPmanager:ADPmanager:COMRX_TDATA_i |
Connects up to: | nanosoc_chip:u_ADP:comio_rx_data8 |
Connects down to: | ADPmanager:ADPmanager:COMRX_TREADY_o |
Connects up to: | nanosoc_chip:u_ADP:comio_rx_ready |
Connects down to: | ADPmanager:ADPmanager:COMRX_TVALID_i |
Connects up to: | nanosoc_chip:u_ADP:comio_rx_valid |
Connects down to: | ADPmanager:ADPmanager:COMTX_TDATA_o |
Connects up to: | nanosoc_chip:u_ADP:comio_tx_data8 |
Connects down to: | ADPmanager:ADPmanager:COMTX_TREADY_i |
Connects up to: | nanosoc_chip:u_ADP:comio_tx_ready |
Connects down to: | ADPmanager:ADPmanager:COMTX_TVALID_o |
Connects up to: | nanosoc_chip:u_ADP:comio_tx_valid |
Connects up to: | nanosoc_chip:u_fpga_ram2:cs_ram2 |
Connects up to: | nanosoc_chip:u_fpga_ram3:cs_ram3 , nanosoc_chip:u_fpga_ram8:cs_ram8 , nanosoc_chip:u_fpga_ram9:cs_ram9 |
Connects down to: | cmsdk_ahb_to_sram:u_ahb_to_sram2:SRAMCS , cmsdk_fpga_rom:u_fpga_ram2:CS |
Connects down to: | cmsdk_ahb_to_sram:u_ahb_to_sram3:SRAMCS , cmsdk_fpga_sram:u_fpga_ram3:CS |
Connects down to: | cmsdk_ahb_to_sram:u_ahb_to_sram8:SRAMCS , cmsdk_fpga_sram:u_fpga_ram8:CS |
Connects down to: | cmsdk_ahb_to_sram:u_ahb_to_sram9:SRAMCS , cmsdk_fpga_sram:u_fpga_ram9:CS |
Connects up to: | pl230_udma:u_pl230_ahb_ctrl:ctrl_base_ptr |
Connects up to: | pl230_udma:u_pl230_apb_regs:ctrl_base_ptr |
Connects down to: | pl230_apb_regs:u_pl230_apb_regs:ctrl_base_ptr , pl230_ahb_ctrl:u_pl230_ahb_ctrl:ctrl_base_ptr |
Connects up to: | pl230_udma:u_pl230_ahb_ctrl:ctrl_state |
Connects up to: | pl230_udma:u_pl230_apb_regs:ctrl_state |
Connects down to: | pl230_apb_regs:u_pl230_apb_regs:ctrl_state , pl230_ahb_ctrl:u_pl230_ahb_ctrl:ctrl_state |
A | B | C | D | E | F | G | H | I | L | M | N | O | P | R | S | T | U | V | W | X |
Next Page | Hierarchy | Files | Modules | Signals | Tasks | Functions | Help |
This page: | Created: | Wed Feb 22 13:33:07 2023 |
Verilog converted to html by v2html 7.30.1.3 (written by Costas Calamvokis). | Help |