Prev PageHierarchyFilesModulesSignalsTasksFunctionsHelp
ABCDEFGHILMNOPRSTUVWX

Signals index

D
 data_current_chnl_onehot : pl230_ahb_ctrl : output wire
Connects up to:pl230_udma:u_pl230_ahb_ctrl:data_current_chnl_onehot 
 data_current_chnl_onehot : pl230_apb_regs : input
Connects up to:pl230_udma:u_pl230_apb_regs:data_current_chnl_onehot 
 data_current_chnl_onehot : pl230_udma : wire
Connects down to:pl230_apb_regs:u_pl230_apb_regs:data_current_chnl_onehot , pl230_ahb_ctrl:u_pl230_ahb_ctrl:data_current_chnl_onehot 
 data_in_port : soclabs_4x7_SlaveOutput : reg
 data_out_port : soclabs_4x7_MatrixDecode_adp : reg
 data_out_port : soclabs_4x7_MatrixDecode_cpu : reg
 data_out_port : soclabs_4x7_MatrixDecode_dma : reg
 data_out_port : soclabs_4x7_MatrixDecode_dma2 : reg
 data_state : pl230_ahb_ctrl : reg
 data_state_en : pl230_ahb_ctrl : wire
 data_valid : soclabs_4x7_MasterInput : reg
 DBGCMD : cmsdk_debug_tester : input
Connects up to:tb_cmsdk_mcu:u_cmsdk_debug_tester:debug_command 
 DBGERROR : cmsdk_debug_tester : output
Connects up to:tb_cmsdk_mcu:u_cmsdk_debug_tester:debug_err 
 DBGISOLATEn : cortexm0_pmu : output
Connects down to:cm0_pmu_cdc_send_reset:u_dbgisolaten:REGDO 
Connects up to:nanosoc_chip:u_cortexm0_pmu:DBGISOLATEn 
 DBGISOLATEn : nanosoc_chip : wire
Connects down to:cortexm0_pmu:u_cortexm0_pmu:DBGISOLATEn 
 DBGPWRDOWN : cortexm0_pmu : output
Connects down to:cm0_pmu_cdc_send_set:u_dbgpwrdown:REGDO 
Connects up to:nanosoc_chip:u_cortexm0_pmu:DBGPWRDOWN 
 DBGPWRDOWN : nanosoc_chip : wire
Connects down to:cortexm0_pmu:u_cortexm0_pmu:DBGPWRDOWN 
 DBGPWRDOWNACK : cortexm0_pmu : input
Connects down to:cm0_pmu_sync_reset:u_dbg_pdack_sync:SYNCDI 
Connects up to:nanosoc_chip:u_cortexm0_pmu:DBGPWRDOWNACK 
 DBGPWRDOWNACK : nanosoc_chip : wire
Connects down to:cortexm0_pmu:u_cortexm0_pmu:DBGPWRDOWNACK 
 dbgpwrdownack_s : cortexm0_pmu : wire
Connects down to:cm0_pmu_sync_reset:u_dbg_pdack_sync:SYNCDO 
 DBGRESETn : CORTEXM0INTEGRATION : input
Connects down to:CORTEXM0:u_cortexm0:DBGRESETn , CORTEXM0DAP:u_dap:APRESETn 
Connects up to:cmsdk_debug_tester:u_cortex_m0_int:PORESETn , nanosoc_cpu:u_cortex_m0_integration:DBGRESETn 
 DBGRESETn : cortexm0_rst_ctl : output
Connects down to:cm0_rst_sync:u_dbgresetn_sync:RSTOUTn 
Connects up to:nanosoc_chip:u_rst_ctl:DBGRESETn 
 DBGRESETn : nanosoc_chip : wire
Connects down to:cortexm0_rst_ctl:u_rst_ctl:DBGRESETn , nanosoc_cpu:u_nanosoc_cpu:DBGRESETn 
 DBGRESETn : nanosoc_cpu : input
Connects down to:CORTEXM0INTEGRATION:u_cortex_m0_integration:DBGRESETn 
Connects up to:nanosoc_chip:u_nanosoc_cpu:DBGRESETn 
 DBGRESETREQ : cmsdk_mcu_clkctrl : input
Connects up to:nanosoc_chip:u_cmsdk_mcu_clkctrl:PMUDBGRESETREQ 
 DBGRESTART : CORTEXM0INTEGRATION : input
Connects down to:CORTEXM0:u_cortexm0:DBGRESTART 
Connects up to:nanosoc_cpu:u_cortex_m0_integration:DBGRESTART 
 DBGRESTART : nanosoc_cpu : wire
Connects down to:CORTEXM0INTEGRATION:u_cortex_m0_integration:DBGRESTART 
 DBGRESTARTED : CORTEXM0INTEGRATION : output
Connects down to:CORTEXM0:u_cortexm0:DBGRESTARTED 
Connects up to:nanosoc_cpu:u_cortex_m0_integration:DBGRESTARTED 
 DBGRESTARTED : nanosoc_cpu : wire
Connects down to:CORTEXM0INTEGRATION:u_cortex_m0_integration:DBGRESTARTED 
 DBGRUNNING : cmsdk_debug_tester : output
Connects up to:tb_cmsdk_mcu:u_cmsdk_debug_tester:debug_running 
 dbg_pdw_done : cortexm0_pmu : wire
 dbg_pup_done : cortexm0_pmu : wire
 dbg_reset_req_sync : cortexm0_rst_ctl : wire
Connects down to:cm0_rst_send_set:u_dbgreset_req:RSTREQOUT , cm0_rst_sync:u_dbgresetn_sync:RSTREQ 
 dbg_st : cortexm0_pmu : reg
 dbg_st_en : cortexm0_pmu : reg
 DCLK : CORTEXM0INTEGRATION : input
Connects down to:CORTEXM0:u_cortexm0:DCLK , CORTEXM0DAP:u_dap:DCLK 
Connects up to:cmsdk_debug_tester:u_cortex_m0_int:CLK , nanosoc_cpu:u_cortex_m0_integration:DCLK 
 DCLK : cortexm0_pmu : output
Connects down to:cm0_pmu_acg:u_dclk:CLKOUT 
Connects up to:nanosoc_chip:u_cortexm0_pmu:gated_dclk 
 DCLK : cortexm0_rst_ctl : input (used in @posedge)
Connects down to:cm0_rst_sync:u_dbgresetn_sync:CLK 
Connects up to:nanosoc_chip:u_rst_ctl:gated_dclk 
 DCLK : nanosoc_chip : wire
Connects down to:nanosoc_cpu:u_nanosoc_cpu:DCLK 
 DCLK : nanosoc_cpu : input
Connects down to:CORTEXM0INTEGRATION:u_cortex_m0_integration:DCLK 
Connects up to:nanosoc_chip:u_nanosoc_cpu:DCLK 
 dclk_en : cortexm0_pmu : wire
Connects down to:cm0_pmu_acg:u_dclk:ENABLE 
 debug_command : tb_cmsdk_mcu : wire
Connects down to:cmsdk_debug_tester:u_cmsdk_debug_tester:DBGCMD 
 debug_err : tb_cmsdk_mcu : wire
Connects down to:cmsdk_debug_tester:u_cmsdk_debug_tester:DBGERROR 
 debug_running : tb_cmsdk_mcu : wire
Connects down to:cmsdk_debug_tester:u_cmsdk_debug_tester:DBGRUNNING 
 DEBUG_TESTER_ENABLE : cmsdk_uart_capture : output
Connects up to:tb_cmsdk_mcu:u_cmsdk_uart_capture1:debug_test_en1 , tb_cmsdk_mcu:u_cmsdk_uart_capture:debug_test_en2 
 debug_test_en : tb_cmsdk_mcu : wire
 debug_test_en1 : tb_cmsdk_mcu : wire
Connects down to:cmsdk_uart_capture:u_cmsdk_uart_capture1:DEBUG_TESTER_ENABLE 
 debug_test_en2 : tb_cmsdk_mcu : wire
Connects down to:cmsdk_uart_capture:u_cmsdk_uart_capture:DEBUG_TESTER_ENABLE 
 dec : cmsdk_apb_slave_mux : wire
 DECODE4BIT : cmsdk_apb_slave_mux : input
Connects up to:cmsdk_apb_subsystem:u_apb_slave_mux:i_paddr 
 decode_addr_dec : soclabs_4x7_MatrixDecode_adp : input wire
Connects up to:soclabs_4x7_AhbMatrix:u_soclabs_4x7_matrixdecode_adp:i_addr0 
 decode_addr_dec : soclabs_4x7_MatrixDecode_cpu : input wire
Connects up to:soclabs_4x7_AhbMatrix:u_soclabs_4x7_matrixdecode_cpu:i_addr3 
 decode_addr_dec : soclabs_4x7_MatrixDecode_dma : input wire
Connects up to:soclabs_4x7_AhbMatrix:u_soclabs_4x7_matrixdecode_dma:i_addr1 
 decode_addr_dec : soclabs_4x7_MatrixDecode_dma2 : input wire
Connects up to:soclabs_4x7_AhbMatrix:u_soclabs_4x7_matrixdecode_dma2:i_addr2 
 defslv_hrdata : nanosoc_sysio : wire
Connects down to:cmsdk_ahb_slave_mux:u_ahb_slave_mux_sys_bus:HRDATA5 , cmsdk_ahb_slave_mux:u_ahb_slave_mux_sys_bus:HRDATA6 , cmsdk_ahb_slave_mux:u_ahb_slave_mux_sys_bus:HRDATA7 , cmsdk_ahb_slave_mux:u_ahb_slave_mux_sys_bus:HRDATA8 , cmsdk_ahb_slave_mux:u_ahb_slave_mux_sys_bus:HRDATA9 
 defslv_hreadyout : nanosoc_sysio : wire
Connects down to:cmsdk_ahb_slave_mux:u_ahb_slave_mux_sys_bus:HREADYOUT5 , cmsdk_ahb_slave_mux:u_ahb_slave_mux_sys_bus:HREADYOUT6 , cmsdk_ahb_slave_mux:u_ahb_slave_mux_sys_bus:HREADYOUT7 , cmsdk_ahb_slave_mux:u_ahb_slave_mux_sys_bus:HREADYOUT8 , cmsdk_ahb_slave_mux:u_ahb_slave_mux_sys_bus:HREADYOUT9 , cmsdk_ahb_default_slave:u_ahb_default_slave_1:HREADYOUT 
 defslv_hresp : nanosoc_sysio : wire
Connects down to:cmsdk_ahb_slave_mux:u_ahb_slave_mux_sys_bus:HRESP5 , cmsdk_ahb_slave_mux:u_ahb_slave_mux_sys_bus:HRESP6 , cmsdk_ahb_slave_mux:u_ahb_slave_mux_sys_bus:HRESP7 , cmsdk_ahb_slave_mux:u_ahb_slave_mux_sys_bus:HRESP8 , cmsdk_ahb_slave_mux:u_ahb_slave_mux_sys_bus:HRESP9 , cmsdk_ahb_default_slave:u_ahb_default_slave_1:HRESP 
 defslv_hsel : nanosoc_sysio : wire
Connects down to:nanosoc_sys_ahb_decode:u_addr_decode:defslv_hsel , cmsdk_ahb_slave_mux:u_ahb_slave_mux_sys_bus:HSEL5 , cmsdk_ahb_default_slave:u_ahb_default_slave_1:HSEL 
 defslv_hsel : nanosoc_sys_ahb_decode : output
Connects up to:nanosoc_sysio:u_addr_decode:defslv_hsel 
 device_en : CORTEXM0INTEGRATION : wire
Connects down to:CORTEXM0DAP:u_dap:DEVICEEN 
 DFTSE : nanosoc_cpu : input
Connects down to:CORTEXM0INTEGRATION:u_cortex_m0_integration:SE 
Connects up to:nanosoc_chip:u_nanosoc_cpu:SCANENABLE 
 disable_channel : pl230_ahb_ctrl : output
Connects up to:pl230_udma:u_pl230_ahb_ctrl:disable_channel 
 disable_channel : pl230_apb_regs : input
Connects up to:pl230_udma:u_pl230_apb_regs:disable_channel 
 disable_channel : pl230_udma : wire
Connects down to:pl230_apb_regs:u_pl230_apb_regs:disable_channel , pl230_ahb_ctrl:u_pl230_ahb_ctrl:disable_channel 
 disable_on_done : pl230_ahb_ctrl : wire
 disable_on_invalid : pl230_ahb_ctrl : wire
 disable_on_slave_err : pl230_ahb_ctrl : wire
 dma230_done_ch : nanosoc_chip : wire
Connects down to:pl230_udma:u_pl230_udma:dma_done 
 dma230_tie0 : nanosoc_chip : wire
Connects down to:pl230_udma:u_pl230_udma:dma_req , pl230_udma:u_pl230_udma:dma_sreq , pl230_udma:u_pl230_udma:dma_waitonreq 
 dmac_done : nanosoc_chip : wire
 dmac_err : nanosoc_chip : wire
Connects down to:pl230_udma:u_pl230_udma:dma_err 
 dma_active : pl230_ahb_ctrl : output reg
Connects up to:pl230_udma:u_pl230_ahb_ctrl:dma_active 
 dma_active : pl230_udma : output
Connects down to:pl230_ahb_ctrl:u_pl230_ahb_ctrl:dma_active 
 dma_active_status : pl230_ahb_ctrl : input
Connects up to:pl230_udma:u_pl230_ahb_ctrl:dma_active_status 
 dma_active_status : pl230_apb_regs : output reg
Connects up to:pl230_udma:u_pl230_apb_regs:dma_active_status 
 dma_active_status : pl230_udma : wire
Connects down to:pl230_apb_regs:u_pl230_apb_regs:dma_active_status , pl230_ahb_ctrl:u_pl230_ahb_ctrl:dma_active_status 
 dma_active_status_nxt : pl230_apb_regs : wire
 dma_active_status_wen : pl230_apb_regs : wire
 dma_addr : pl230_ahb_ctrl : wire
 dma_cfg : pl230_apb_regs : reg
 dma_cfg_nxt : pl230_apb_regs : wire
 dma_cfg_wen : pl230_apb_regs : wire
 dma_data : pl230_ahb_ctrl : reg
 dma_data_en : pl230_ahb_ctrl : wire
 dma_data_nxt : pl230_ahb_ctrl : wire
Connects down to:pl230_dma_data:upl230_dma_data:dma_data_nxt 
 dma_data_nxt : pl230_dma_data : output reg
Connects up to:pl230_ahb_ctrl:upl230_dma_data:dma_data_nxt 
 dma_done : pl230_ahb_ctrl : output reg
Connects up to:pl230_udma:u_pl230_ahb_ctrl:dma_done 
 dma_done : pl230_udma : output
Connects down to:pl230_ahb_ctrl:u_pl230_ahb_ctrl:dma_done 
Connects up to:nanosoc_chip:u_pl230_udma:dma230_done_ch 
 dma_done_status : pl230_ahb_ctrl : input
Connects up to:pl230_udma:u_pl230_ahb_ctrl:dma_done_status 
 dma_done_status : pl230_apb_regs : output reg
Connects up to:pl230_udma:u_pl230_apb_regs:dma_done_status 
 dma_done_status : pl230_udma : wire
Connects down to:pl230_apb_regs:u_pl230_apb_regs:dma_done_status , pl230_ahb_ctrl:u_pl230_ahb_ctrl:dma_done_status 
 dma_done_status_nxt : pl230_apb_regs : wire
 dma_done_status_wen : pl230_apb_regs : wire
 dma_err : pl230_apb_regs : output
Connects up to:pl230_udma:u_pl230_apb_regs:dma_err 
 dma_err : pl230_udma : output
Connects down to:pl230_apb_regs:u_pl230_apb_regs:dma_err 
Connects up to:nanosoc_chip:u_pl230_udma:dmac_err 
 dma_req : pl230_ahb_ctrl : input
Connects up to:pl230_udma:u_pl230_ahb_ctrl:dma_req 
 dma_req : pl230_apb_regs : input
Connects up to:pl230_udma:u_pl230_apb_regs:dma_req 
 dma_req : pl230_udma : input
Connects down to:pl230_apb_regs:u_pl230_apb_regs:dma_req , pl230_ahb_ctrl:u_pl230_ahb_ctrl:dma_req 
Connects up to:nanosoc_chip:u_pl230_udma:dma230_tie0 
 dma_sreq : pl230_ahb_ctrl : input
Connects up to:pl230_udma:u_pl230_ahb_ctrl:dma_sreq 
 dma_sreq : pl230_apb_regs : input
Connects up to:pl230_udma:u_pl230_apb_regs:dma_sreq 
 dma_sreq : pl230_udma : input
Connects down to:pl230_apb_regs:u_pl230_apb_regs:dma_sreq , pl230_ahb_ctrl:u_pl230_ahb_ctrl:dma_sreq 
Connects up to:nanosoc_chip:u_pl230_udma:dma230_tie0 
 dma_stall : pl230_ahb_ctrl : input
Connects up to:pl230_udma:u_pl230_ahb_ctrl:dma_stall 
 dma_stall : pl230_apb_regs : input
Connects up to:pl230_udma:u_pl230_apb_regs:dma_stall 
 dma_stall : pl230_udma : input
Connects down to:pl230_apb_regs:u_pl230_apb_regs:dma_stall , pl230_ahb_ctrl:u_pl230_ahb_ctrl:dma_stall 
 dma_status : pl230_apb_regs : reg
 dma_waitonreq : pl230_ahb_ctrl : input
Connects up to:pl230_udma:u_pl230_ahb_ctrl:dma_waitonreq 
 dma_waitonreq : pl230_apb_regs : input
Connects up to:pl230_udma:u_pl230_apb_regs:dma_waitonreq 
 dma_waitonreq : pl230_udma : input
Connects down to:pl230_apb_regs:u_pl230_apb_regs:dma_waitonreq , pl230_ahb_ctrl:u_pl230_ahb_ctrl:dma_waitonreq 
Connects up to:nanosoc_chip:u_pl230_udma:dma230_tie0 
 done : pl230_ahb_ctrl : wire
 dp_reset_n : CORTEXM0INTEGRATION : wire
Connects down to:cm0_dbg_reset_sync:u_dpreset_sync:RSTOUT , CORTEXM0DAP:u_dap:DPRESETn 
 dst_inc : pl230_ahb_ctrl : wire
 dst_prot_ctrl : pl230_ahb_ctrl : wire
 dst_size : pl230_ahb_ctrl : wire
 dst_size_limit : pl230_ahb_ctrl : wire
 dualtimer2a_int : cmsdk_apb_subsystem : wire
 dualtimer2b_int : cmsdk_apb_subsystem : wire
 dualtimer2_comb_int : cmsdk_apb_subsystem : wire
 dualtimer2_prdata : cmsdk_apb_subsystem : wire
Connects down to:cmsdk_apb_slave_mux:u_apb_slave_mux:PRDATA2 
 dualtimer2_pready : cmsdk_apb_subsystem : wire
Connects down to:cmsdk_apb_slave_mux:u_apb_slave_mux:PREADY2 
 dualtimer2_psel : cmsdk_apb_subsystem : wire
Connects down to:cmsdk_apb_slave_mux:u_apb_slave_mux:PSEL2 
 dualtimer2_pslverr : cmsdk_apb_subsystem : wire
Connects down to:cmsdk_apb_slave_mux:u_apb_slave_mux:PSLVERR2 
 d_chardata : cmsdk_debug_tester : wire
 d_charstrobe : cmsdk_debug_tester : wire
ABCDEFGHILMNOPRSTUVWX
Next PageHierarchyFilesModulesSignalsTasksFunctionsHelp

This page: Created:Wed Feb 22 13:33:07 2023

Verilog converted to html by v2html 7.30.1.3 (written by Costas Calamvokis).Help