Prev Page | Hierarchy | Files | Modules | Signals | Tasks | Functions | Help |
A | B | C | D | E | F | G | H | I | L | M | N | O | P | R | S | T | U | V | W | X |
R |
Connects up to: | ahb_bootrom:u_bootrom:HRDATA |
Connects up to: | nanosoc_chip:u_fpga_ram2:rdata_ram2 |
Connects up to: | nanosoc_chip:u_fpga_ram3:rdata_ram3 , nanosoc_chip:u_fpga_ram8:rdata_ram8 , nanosoc_chip:u_fpga_ram9:rdata_ram9 |
Connects down to: | cmsdk_ahb_to_sram:u_ahb_to_sram2:SRAMRDATA , cmsdk_fpga_rom:u_fpga_ram2:RDATA |
Connects down to: | cmsdk_ahb_to_sram:u_ahb_to_sram3:SRAMRDATA , cmsdk_fpga_sram:u_fpga_ram3:RDATA |
Connects down to: | cmsdk_ahb_to_sram:u_ahb_to_sram8:SRAMRDATA , cmsdk_fpga_sram:u_fpga_ram8:RDATA |
Connects down to: | cmsdk_ahb_to_sram:u_ahb_to_sram9:SRAMRDATA , cmsdk_fpga_sram:u_fpga_ram9:RDATA |
Connects down to: | soclabs_4x7_AhbMatrix_default_slave:u_soclabs_4x7_AhbMatrix_default_slave:HREADYOUT |
Connects down to: | soclabs_4x7_AhbMatrix_default_slave:u_soclabs_4x7_AhbMatrix_default_slave:HREADYOUT |
Connects down to: | soclabs_4x7_AhbMatrix_default_slave:u_soclabs_4x7_AhbMatrix_default_slave:HREADYOUT |
Connects down to: | soclabs_4x7_AhbMatrix_default_slave:u_soclabs_4x7_AhbMatrix_default_slave:HREADYOUT |
Connects up to: | cortexm0_pmu:u_sysisolaten:FCLK , cortexm0_pmu:u_sysretainn:FCLK , cortexm0_pmu:u_syspwrdown:FCLK , cortexm0_pmu:u_dbgisolaten:FCLK , cortexm0_pmu:u_cdbgpwrupack:FCLK |
Connects up to: | cortexm0_pmu:u_dbgpwrdown:FCLK |
Connects up to: | cortexm0_pmu:u_dbgpwrdown:nxt_dbg_pdn |
Connects up to: | cortexm0_pmu:u_dbgpwrdown:DBGPWRDOWN |
Connects up to: | cortexm0_pmu:u_dbgpwrdown:up_dbg_pdn |
Connects up to: | cortexm0_pmu:u_dbgpwrdown:PORESETn |
Connects up to: | nanosoc_sysio:u_cmsdk_mcu_sysctrl:REMAP_CTRL |
Connects down to: | soclabs_4x7_AhbMatrix_lite:u_soclabs_4x7_AhbMatrix_lite:REMAP |
Connects down to: | soclabs_4x7_AhbMatrix:usoclabs_4x7_AhbMatrix:REMAP |
Connects up to: | nanosoc_chip:u_soclabs_4x7_AhbMatrix_lite:REMAP |
Connects up to: | soclabs_4x7_AhbMatrix:u_soclabs_4x7_matrixdecode_adp:REMAP |
Connects up to: | soclabs_4x7_AhbMatrix:u_soclabs_4x7_matrixdecode_cpu:REMAP |
Connects down to: | cmsdk_mcu_sysctrl:u_cmsdk_mcu_sysctrl:REMAP |
Connects up to: | nanosoc_chip:u_nanosoc_sysio:ROM_MAP |
Connects up to: | soclabs_4x7_SlaveOutput:u_output_arb:req_port0 |
Connects down to: | soclabs_4x7_Arbiter:u_output_arb:req_port0 |
Connects up to: | soclabs_4x7_SlaveOutput:u_output_arb:req_port1 |
Connects down to: | soclabs_4x7_Arbiter:u_output_arb:req_port1 |
Connects up to: | soclabs_4x7_SlaveOutput:u_output_arb:req_port2 |
Connects down to: | soclabs_4x7_Arbiter:u_output_arb:req_port2 |
Connects up to: | soclabs_4x7_SlaveOutput:u_output_arb:req_port3 |
Connects down to: | soclabs_4x7_Arbiter:u_output_arb:req_port3 |
Connects up to: | tb_cmsdk_mcu:u_cmsdk_uart_capture:NRST , tb_cmsdk_mcu:u_cmsdk_uart_capture1:NRST , tb_cmsdk_mcu:u_cmsdk_uart_capture2:NRST |
Connects up to: | nanosoc_chip:u_ftdio_com:HRESETn |
Connects down to: | nanosoc_sysio:u_nanosoc_sysio:REMAP_CTRL |
Connects up to: | CORTEXM0INTEGRATION:u_dpreset_sync:RSTBYPASS |
Connects up to: | cortexm0_rst_ctl:u_poresetn_sync:RSTBYPASS , cortexm0_rst_ctl:u_hresetn_sync:RSTBYPASS , cortexm0_rst_ctl:u_dbgresetn_sync:RSTBYPASS |
Connects up to: | nanosoc_chip:u_cmsdk_mcu_clkctrl:TESTMODE |
Connects down to: | cm0_dbg_reset_sync:u_dpreset_sync:RSTBYPASS |
Connects up to: | nanosoc_cpu:u_cortex_m0_integration:RSTBYPASS |
Connects down to: | cm0_rst_sync:u_poresetn_sync:RSTBYPASS , cm0_rst_sync:u_hresetn_sync:RSTBYPASS , cm0_rst_sync:u_dbgresetn_sync:RSTBYPASS |
Connects up to: | nanosoc_chip:u_rst_ctl:TESTMODE |
Connects down to: | CORTEXM0INTEGRATION:u_cortex_m0_integration:RSTBYPASS |
Connects up to: | nanosoc_chip:u_nanosoc_cpu:TESTMODE |
Connects up to: | CORTEXM0INTEGRATION:u_dpreset_sync:PORESETn |
Connects up to: | cortexm0_rst_ctl:u_poresetn_sync:GLOBALRESETn , cortexm0_rst_ctl:u_hresetn_sync:GLOBALRESETn , cortexm0_rst_ctl:u_dbgresetn_sync:GLOBALRESETn |
Connects up to: | CORTEXM0INTEGRATION:u_dpreset_sync:dp_reset_n |
Connects up to: | cortexm0_rst_ctl:u_dbgresetn_sync:DBGRESETn , cortexm0_rst_ctl:u_hresetn_sync:HRESETn , cortexm0_rst_ctl:u_poresetn_sync:PORESETn |
Connects up to: | cortexm0_rst_ctl:u_hresetn_sync:HRESETREQ , cortexm0_rst_ctl:u_dbgresetn_sync:dbg_reset_req_sync |
Connects up to: | cortexm0_rst_ctl:u_dbgreset_req:PMUDBGRESETREQ , cortexm0_rst_ctl:u_hreset_req:h_reset_req_in |
Connects up to: | cortexm0_rst_ctl:u_hreset_req:HRESETREQ , cortexm0_rst_ctl:u_dbgreset_req:dbg_reset_req_sync |
Connects up to: | tb_cmsdk_mcu:u_cmsdk_uart_capture:UARTXD , tb_cmsdk_mcu:u_cmsdk_uart_capture1:ft_rxd2uart , tb_cmsdk_mcu:u_cmsdk_uart_capture2:ft_txd2uart |
Connects up to: | nanosoc_chip:u_ftdio_com:comio_tx_data8 |
Connects up to: | nanosoc_chip:u_ftdio_com:comio_tx_ready |
Connects up to: | nanosoc_chip:u_ftdio_com:comio_tx_valid |
Connects up to: | nanosoc_cpu:u_cortex_m0_integration:RXEV |
Connects down to: | nanosoc_cpu:u_nanosoc_cpu:RXEV |
Connects down to: | CORTEXM0INTEGRATION:u_cortex_m0_integration:RXEV |
Connects up to: | nanosoc_chip:u_nanosoc_cpu:RXEV |
Connects down to: | CORTEXM0:u_cortexm0:RXEV |
Connects up to: | nanosoc_chip:u_apb_usrt_com:stdio_tx_data8 |
Connects up to: | nanosoc_chip:u_apb_usrt_com:stdio_tx_ready |
Connects up to: | nanosoc_chip:u_apb_usrt_com:stdio_tx_valid |
A | B | C | D | E | F | G | H | I | L | M | N | O | P | R | S | T | U | V | W | X |
Next Page | Hierarchy | Files | Modules | Signals | Tasks | Functions | Help |
This page: | Created: | Wed Feb 22 13:33:07 2023 |
Verilog converted to html by v2html 7.30.1.3 (written by Costas Calamvokis). | Help |