Prev PageHierarchyFilesModulesSignalsTasksFunctionsHelp
ABCDEFGHILMNOPRSTUVWX

Signals index

R
 r : pl230_ahb_ctrl : wire
 ram_write : cmsdk_ahb_to_sram : wire
 rcmd : ft1248_streamio_v1_0 : wire
 rcmdpatt : ft1248_streamio_v1_0 : wire
 RDATA : bootrom : output reg
Connects up to:ahb_bootrom:u_bootrom:HRDATA 
 rdata : cmsdk_ahb_cs_rom_table : wire
 RDATA : cmsdk_fpga_rom : output
Connects up to:nanosoc_chip:u_fpga_ram2:rdata_ram2 
 RDATA : cmsdk_fpga_sram : output
Connects up to:nanosoc_chip:u_fpga_ram3:rdata_ram3 , nanosoc_chip:u_fpga_ram8:rdata_ram8 , nanosoc_chip:u_fpga_ram9:rdata_ram9 
 RDATA : SROM_Ax32 : output
 rdata_dec0 : soclabs_4x7_MatrixDecode_adp : input wire
Connects up to:soclabs_4x7_AhbMatrix:u_soclabs_4x7_matrixdecode_adp:HRDATA_rom1 
 rdata_dec0 : soclabs_4x7_MatrixDecode_cpu : input wire
Connects up to:soclabs_4x7_AhbMatrix:u_soclabs_4x7_matrixdecode_cpu:HRDATA_rom1 
 rdata_dec0 : soclabs_4x7_MatrixDecode_dma : input wire
Connects up to:soclabs_4x7_AhbMatrix:u_soclabs_4x7_matrixdecode_dma:HRDATA_rom1 
 rdata_dec0 : soclabs_4x7_MatrixDecode_dma2 : input wire
Connects up to:soclabs_4x7_AhbMatrix:u_soclabs_4x7_matrixdecode_dma2:HRDATA_rom1 
 rdata_dec1 : soclabs_4x7_MatrixDecode_adp : input wire
Connects up to:soclabs_4x7_AhbMatrix:u_soclabs_4x7_matrixdecode_adp:HRDATA_ram2 
 rdata_dec1 : soclabs_4x7_MatrixDecode_cpu : input wire
Connects up to:soclabs_4x7_AhbMatrix:u_soclabs_4x7_matrixdecode_cpu:HRDATA_ram2 
 rdata_dec1 : soclabs_4x7_MatrixDecode_dma : input wire
Connects up to:soclabs_4x7_AhbMatrix:u_soclabs_4x7_matrixdecode_dma:HRDATA_ram2 
 rdata_dec1 : soclabs_4x7_MatrixDecode_dma2 : input wire
Connects up to:soclabs_4x7_AhbMatrix:u_soclabs_4x7_matrixdecode_dma2:HRDATA_ram2 
 rdata_dec2 : soclabs_4x7_MatrixDecode_adp : input wire
Connects up to:soclabs_4x7_AhbMatrix:u_soclabs_4x7_matrixdecode_adp:HRDATA_ram3 
 rdata_dec2 : soclabs_4x7_MatrixDecode_cpu : input wire
Connects up to:soclabs_4x7_AhbMatrix:u_soclabs_4x7_matrixdecode_cpu:HRDATA_ram3 
 rdata_dec2 : soclabs_4x7_MatrixDecode_dma : input wire
Connects up to:soclabs_4x7_AhbMatrix:u_soclabs_4x7_matrixdecode_dma:HRDATA_ram3 
 rdata_dec2 : soclabs_4x7_MatrixDecode_dma2 : input wire
Connects up to:soclabs_4x7_AhbMatrix:u_soclabs_4x7_matrixdecode_dma2:HRDATA_ram3 
 rdata_dec3 : soclabs_4x7_MatrixDecode_adp : input wire
Connects up to:soclabs_4x7_AhbMatrix:u_soclabs_4x7_matrixdecode_adp:HRDATA_sys 
 rdata_dec3 : soclabs_4x7_MatrixDecode_cpu : input wire
Connects up to:soclabs_4x7_AhbMatrix:u_soclabs_4x7_matrixdecode_cpu:HRDATA_sys 
 rdata_dec3 : soclabs_4x7_MatrixDecode_dma : input wire
Connects up to:soclabs_4x7_AhbMatrix:u_soclabs_4x7_matrixdecode_dma:HRDATA_sys 
 rdata_dec3 : soclabs_4x7_MatrixDecode_dma2 : input wire
Connects up to:soclabs_4x7_AhbMatrix:u_soclabs_4x7_matrixdecode_dma2:HRDATA_sys 
 rdata_dec4 : soclabs_4x7_MatrixDecode_adp : input wire
Connects up to:soclabs_4x7_AhbMatrix:u_soclabs_4x7_matrixdecode_adp:HRDATA_ram8 
 rdata_dec4 : soclabs_4x7_MatrixDecode_cpu : input wire
Connects up to:soclabs_4x7_AhbMatrix:u_soclabs_4x7_matrixdecode_cpu:HRDATA_ram8 
 rdata_dec4 : soclabs_4x7_MatrixDecode_dma : input wire
Connects up to:soclabs_4x7_AhbMatrix:u_soclabs_4x7_matrixdecode_dma:HRDATA_ram8 
 rdata_dec4 : soclabs_4x7_MatrixDecode_dma2 : input wire
Connects up to:soclabs_4x7_AhbMatrix:u_soclabs_4x7_matrixdecode_dma2:HRDATA_ram8 
 rdata_dec5 : soclabs_4x7_MatrixDecode_adp : input wire
Connects up to:soclabs_4x7_AhbMatrix:u_soclabs_4x7_matrixdecode_adp:HRDATA_ram9 
 rdata_dec5 : soclabs_4x7_MatrixDecode_cpu : input wire
Connects up to:soclabs_4x7_AhbMatrix:u_soclabs_4x7_matrixdecode_cpu:HRDATA_ram9 
 rdata_dec5 : soclabs_4x7_MatrixDecode_dma : input wire
Connects up to:soclabs_4x7_AhbMatrix:u_soclabs_4x7_matrixdecode_dma:HRDATA_ram9 
 rdata_dec5 : soclabs_4x7_MatrixDecode_dma2 : input wire
Connects up to:soclabs_4x7_AhbMatrix:u_soclabs_4x7_matrixdecode_dma2:HRDATA_ram9 
 rdata_dec6 : soclabs_4x7_MatrixDecode_adp : input wire
Connects up to:soclabs_4x7_AhbMatrix:u_soclabs_4x7_matrixdecode_adp:HRDATA_exp 
 rdata_dec6 : soclabs_4x7_MatrixDecode_cpu : input wire
Connects up to:soclabs_4x7_AhbMatrix:u_soclabs_4x7_matrixdecode_cpu:HRDATA_exp 
 rdata_dec6 : soclabs_4x7_MatrixDecode_dma : input wire
Connects up to:soclabs_4x7_AhbMatrix:u_soclabs_4x7_matrixdecode_dma:HRDATA_exp 
 rdata_dec6 : soclabs_4x7_MatrixDecode_dma2 : input wire
Connects up to:soclabs_4x7_AhbMatrix:u_soclabs_4x7_matrixdecode_dma2:HRDATA_exp 
 rdata_ram2 : nanosoc_chip : wire
Connects down to:cmsdk_ahb_to_sram:u_ahb_to_sram2:SRAMRDATA , cmsdk_fpga_rom:u_fpga_ram2:RDATA 
 rdata_ram3 : nanosoc_chip : wire
Connects down to:cmsdk_ahb_to_sram:u_ahb_to_sram3:SRAMRDATA , cmsdk_fpga_sram:u_fpga_ram3:RDATA 
 rdata_ram8 : nanosoc_chip : wire
Connects down to:cmsdk_ahb_to_sram:u_ahb_to_sram8:SRAMRDATA , cmsdk_fpga_sram:u_fpga_ram8:RDATA 
 rdata_ram9 : nanosoc_chip : wire
Connects down to:cmsdk_ahb_to_sram:u_ahb_to_sram9:SRAMRDATA , cmsdk_fpga_sram:u_fpga_ram9:RDATA 
 readyout_dec0 : soclabs_4x7_MatrixDecode_adp : input wire
Connects up to:soclabs_4x7_AhbMatrix:u_soclabs_4x7_matrixdecode_adp:i_hready_mux__rom1 
 readyout_dec0 : soclabs_4x7_MatrixDecode_cpu : input wire
Connects up to:soclabs_4x7_AhbMatrix:u_soclabs_4x7_matrixdecode_cpu:i_hready_mux__rom1 
 readyout_dec0 : soclabs_4x7_MatrixDecode_dma : input wire
Connects up to:soclabs_4x7_AhbMatrix:u_soclabs_4x7_matrixdecode_dma:i_hready_mux__rom1 
 readyout_dec0 : soclabs_4x7_MatrixDecode_dma2 : input wire
Connects up to:soclabs_4x7_AhbMatrix:u_soclabs_4x7_matrixdecode_dma2:i_hready_mux__rom1 
 readyout_dec1 : soclabs_4x7_MatrixDecode_adp : input wire
Connects up to:soclabs_4x7_AhbMatrix:u_soclabs_4x7_matrixdecode_adp:i_hready_mux__ram2 
 readyout_dec1 : soclabs_4x7_MatrixDecode_cpu : input wire
Connects up to:soclabs_4x7_AhbMatrix:u_soclabs_4x7_matrixdecode_cpu:i_hready_mux__ram2 
 readyout_dec1 : soclabs_4x7_MatrixDecode_dma : input wire
Connects up to:soclabs_4x7_AhbMatrix:u_soclabs_4x7_matrixdecode_dma:i_hready_mux__ram2 
 readyout_dec1 : soclabs_4x7_MatrixDecode_dma2 : input wire
Connects up to:soclabs_4x7_AhbMatrix:u_soclabs_4x7_matrixdecode_dma2:i_hready_mux__ram2 
 readyout_dec2 : soclabs_4x7_MatrixDecode_adp : input wire
Connects up to:soclabs_4x7_AhbMatrix:u_soclabs_4x7_matrixdecode_adp:i_hready_mux__ram3 
 readyout_dec2 : soclabs_4x7_MatrixDecode_cpu : input wire
Connects up to:soclabs_4x7_AhbMatrix:u_soclabs_4x7_matrixdecode_cpu:i_hready_mux__ram3 
 readyout_dec2 : soclabs_4x7_MatrixDecode_dma : input wire
Connects up to:soclabs_4x7_AhbMatrix:u_soclabs_4x7_matrixdecode_dma:i_hready_mux__ram3 
 readyout_dec2 : soclabs_4x7_MatrixDecode_dma2 : input wire
Connects up to:soclabs_4x7_AhbMatrix:u_soclabs_4x7_matrixdecode_dma2:i_hready_mux__ram3 
 readyout_dec3 : soclabs_4x7_MatrixDecode_adp : input wire
Connects up to:soclabs_4x7_AhbMatrix:u_soclabs_4x7_matrixdecode_adp:i_hready_mux__sys 
 readyout_dec3 : soclabs_4x7_MatrixDecode_cpu : input wire
Connects up to:soclabs_4x7_AhbMatrix:u_soclabs_4x7_matrixdecode_cpu:i_hready_mux__sys 
 readyout_dec3 : soclabs_4x7_MatrixDecode_dma : input wire
Connects up to:soclabs_4x7_AhbMatrix:u_soclabs_4x7_matrixdecode_dma:i_hready_mux__sys 
 readyout_dec3 : soclabs_4x7_MatrixDecode_dma2 : input wire
Connects up to:soclabs_4x7_AhbMatrix:u_soclabs_4x7_matrixdecode_dma2:i_hready_mux__sys 
 readyout_dec4 : soclabs_4x7_MatrixDecode_adp : input wire
Connects up to:soclabs_4x7_AhbMatrix:u_soclabs_4x7_matrixdecode_adp:i_hready_mux__ram8 
 readyout_dec4 : soclabs_4x7_MatrixDecode_cpu : input wire
Connects up to:soclabs_4x7_AhbMatrix:u_soclabs_4x7_matrixdecode_cpu:i_hready_mux__ram8 
 readyout_dec4 : soclabs_4x7_MatrixDecode_dma : input wire
Connects up to:soclabs_4x7_AhbMatrix:u_soclabs_4x7_matrixdecode_dma:i_hready_mux__ram8 
 readyout_dec4 : soclabs_4x7_MatrixDecode_dma2 : input wire
Connects up to:soclabs_4x7_AhbMatrix:u_soclabs_4x7_matrixdecode_dma2:i_hready_mux__ram8 
 readyout_dec5 : soclabs_4x7_MatrixDecode_adp : input wire
Connects up to:soclabs_4x7_AhbMatrix:u_soclabs_4x7_matrixdecode_adp:i_hready_mux__ram9 
 readyout_dec5 : soclabs_4x7_MatrixDecode_cpu : input wire
Connects up to:soclabs_4x7_AhbMatrix:u_soclabs_4x7_matrixdecode_cpu:i_hready_mux__ram9 
 readyout_dec5 : soclabs_4x7_MatrixDecode_dma : input wire
Connects up to:soclabs_4x7_AhbMatrix:u_soclabs_4x7_matrixdecode_dma:i_hready_mux__ram9 
 readyout_dec5 : soclabs_4x7_MatrixDecode_dma2 : input wire
Connects up to:soclabs_4x7_AhbMatrix:u_soclabs_4x7_matrixdecode_dma2:i_hready_mux__ram9 
 readyout_dec6 : soclabs_4x7_MatrixDecode_adp : input wire
Connects up to:soclabs_4x7_AhbMatrix:u_soclabs_4x7_matrixdecode_adp:i_hready_mux__exp 
 readyout_dec6 : soclabs_4x7_MatrixDecode_cpu : input wire
Connects up to:soclabs_4x7_AhbMatrix:u_soclabs_4x7_matrixdecode_cpu:i_hready_mux__exp 
 readyout_dec6 : soclabs_4x7_MatrixDecode_dma : input wire
Connects up to:soclabs_4x7_AhbMatrix:u_soclabs_4x7_matrixdecode_dma:i_hready_mux__exp 
 readyout_dec6 : soclabs_4x7_MatrixDecode_dma2 : input wire
Connects up to:soclabs_4x7_AhbMatrix:u_soclabs_4x7_matrixdecode_dma2:i_hready_mux__exp 
 readyout_dft_slv : soclabs_4x7_MatrixDecode_adp : wire
Connects down to:soclabs_4x7_AhbMatrix_default_slave:u_soclabs_4x7_AhbMatrix_default_slave:HREADYOUT 
 readyout_dft_slv : soclabs_4x7_MatrixDecode_cpu : wire
Connects down to:soclabs_4x7_AhbMatrix_default_slave:u_soclabs_4x7_AhbMatrix_default_slave:HREADYOUT 
 readyout_dft_slv : soclabs_4x7_MatrixDecode_dma : wire
Connects down to:soclabs_4x7_AhbMatrix_default_slave:u_soclabs_4x7_AhbMatrix_default_slave:HREADYOUT 
 readyout_dft_slv : soclabs_4x7_MatrixDecode_dma2 : wire
Connects down to:soclabs_4x7_AhbMatrix_default_slave:u_soclabs_4x7_AhbMatrix_default_slave:HREADYOUT 
 readyout_ip : soclabs_4x7_MasterInput : input wire
Connects up to:soclabs_4x7_AhbMatrix:u_soclabs_4x7_MasterInput_0:i_readyout0 , soclabs_4x7_AhbMatrix:u_soclabs_4x7_MasterInput_1:i_readyout1 , soclabs_4x7_AhbMatrix:u_soclabs_4x7_MasterInput_2:i_readyout2 , soclabs_4x7_AhbMatrix:u_soclabs_4x7_MasterInput_3:i_readyout3 
 read_data : cmsdk_fpga_rom : wire
 read_data : cmsdk_fpga_sram : wire
 read_enable : cmsdk_apb_usrt : wire
 read_mux : cmsdk_iop_gpio : reg
 read_mux : cmsdk_mcu_sysctrl : reg
 read_mux_byte0 : cmsdk_apb_usrt : reg
 read_mux_byte0_reg : cmsdk_apb_usrt : reg
 read_mux_le : cmsdk_iop_gpio : reg
 read_mux_le : cmsdk_mcu_sysctrl : reg
 read_mux_word : cmsdk_apb_usrt : wire
 REGCLK : cm0_pmu_cdc_send_reset : input (used in @posedge)
Connects up to:cortexm0_pmu:u_sysisolaten:FCLK , cortexm0_pmu:u_sysretainn:FCLK , cortexm0_pmu:u_syspwrdown:FCLK , cortexm0_pmu:u_dbgisolaten:FCLK , cortexm0_pmu:u_cdbgpwrupack:FCLK 
 REGCLK : cm0_pmu_cdc_send_set : input (used in @posedge)
Connects up to:cortexm0_pmu:u_dbgpwrdown:FCLK 
 REGDI : cm0_pmu_cdc_send_reset : input
Connects up to:cortexm0_pmu:u_cdbgpwrupack:nxt_cdbgpwrupack , cortexm0_pmu:u_dbgisolaten:nxt_dbg_iso , cortexm0_pmu:u_sysisolaten:nxt_sys_iso , cortexm0_pmu:u_syspwrdown:nxt_sys_pdn , cortexm0_pmu:u_sysretainn:nxt_sys_rtn 
 REGDI : cm0_pmu_cdc_send_set : input
Connects up to:cortexm0_pmu:u_dbgpwrdown:nxt_dbg_pdn 
 REGDO : cm0_pmu_cdc_send_reset : output
Connects up to:cortexm0_pmu:u_cdbgpwrupack:CDBGPWRUPACK , cortexm0_pmu:u_dbgisolaten:DBGISOLATEn , cortexm0_pmu:u_sysisolaten:SYSISOLATEn , cortexm0_pmu:u_syspwrdown:SYSPWRDOWN , cortexm0_pmu:u_sysretainn:SYSRETAINn 
 REGDO : cm0_pmu_cdc_send_set : output
Connects up to:cortexm0_pmu:u_dbgpwrdown:DBGPWRDOWN 
 REGEN : cm0_pmu_cdc_send_reset : input
Connects up to:cortexm0_pmu:u_cdbgpwrupack:up_cdbgpwrupack , cortexm0_pmu:u_dbgisolaten:up_dbg_iso , cortexm0_pmu:u_sysisolaten:up_sys_iso , cortexm0_pmu:u_syspwrdown:up_sys_pdn , cortexm0_pmu:u_sysretainn:up_sys_rtn 
 REGEN : cm0_pmu_cdc_send_set : input
Connects up to:cortexm0_pmu:u_dbgpwrdown:up_dbg_pdn 
 REGRESETn : cm0_pmu_cdc_send_reset : input (used in @negedge)
Connects up to:cortexm0_pmu:u_sysisolaten:PORESETn , cortexm0_pmu:u_sysretainn:PORESETn , cortexm0_pmu:u_syspwrdown:PORESETn , cortexm0_pmu:u_dbgisolaten:PORESETn , cortexm0_pmu:u_cdbgpwrupack:PORESETn 
 REGSETn : cm0_pmu_cdc_send_set : input (used in @negedge)
Connects up to:cortexm0_pmu:u_dbgpwrdown:PORESETn 
 reg_addr : cmsdk_mcu_sysctrl : reg
 reg_addr : soclabs_4x7_MasterInput : reg
 reg_altfunc : cmsdk_iop_gpio : wire
 reg_altfuncclr : cmsdk_iop_gpio : wire
 reg_altfuncset : cmsdk_iop_gpio : wire
 reg_altfunc_padded : cmsdk_iop_gpio : reg
 reg_auser : soclabs_4x7_MasterInput : reg
 reg_aux_ctrl : cmsdk_uart_capture : reg
 reg_aux_ctrl_mode : cmsdk_uart_capture : reg
 reg_baud_cntr_f : cmsdk_apb_usrt : reg
 reg_baud_cntr_i : cmsdk_apb_usrt : reg
 reg_baud_div : cmsdk_apb_usrt : reg
 reg_baud_tick : cmsdk_apb_usrt : reg
 reg_be_swap_ctrl : cmsdk_apb_subsystem : reg
 reg_be_swap_ctrl_en : cmsdk_apb_subsystem : wire
 reg_burst : soclabs_4x7_MasterInput : reg
 reg_burst_count : soclabs_4x7_Arbiter : reg
 reg_burst_hold : soclabs_4x7_Arbiter : reg
 reg_byte_strobe : cmsdk_mcu_sysctrl : reg
 reg_clk_divider : cmsdk_mcu_stclkctrl : reg
 reg_clk_div_min1 : cmsdk_mcu_stclkctrl : wire
 reg_ctrl : cmsdk_apb_usrt : reg
 reg_datain : cmsdk_iop_gpio : wire
 reg_datain32 : cmsdk_iop_gpio : wire
 reg_dbgtester_enable : cmsdk_uart_capture : reg
 reg_dout : cmsdk_iop_gpio : wire
 reg_douten : cmsdk_iop_gpio : wire
 reg_doutenclr : cmsdk_iop_gpio : wire
 reg_doutenset : cmsdk_iop_gpio : wire
 reg_douten_padded : cmsdk_iop_gpio : reg
 reg_dout_masked_write0 : cmsdk_iop_gpio : wire
 reg_dout_masked_write1 : cmsdk_iop_gpio : wire
 reg_dout_normal_write0 : cmsdk_iop_gpio : wire
 reg_dout_normal_write1 : cmsdk_iop_gpio : wire
 reg_dout_padded : cmsdk_iop_gpio : reg
 reg_early_term_count : soclabs_4x7_Arbiter : reg
 reg_end_simulation : cmsdk_debug_tester : reg
 reg_end_simulation : cmsdk_uart_capture : reg
 reg_esc_code_mode : cmsdk_uart_capture : reg
 reg_hsel : cmsdk_ahb_slave_mux : reg
 reg_hsize : cmsdk_mcu_sysctrl : reg
 reg_intclr_normal_write0 : cmsdk_iop_gpio : wire
 reg_intclr_normal_write1 : cmsdk_iop_gpio : wire
 reg_intclr_padded : cmsdk_iop_gpio : wire
 reg_inten : cmsdk_iop_gpio : wire
 reg_intenclr : cmsdk_iop_gpio : wire
 reg_intenset : cmsdk_iop_gpio : wire
 reg_inten_padded : cmsdk_iop_gpio : reg
 reg_intpol : cmsdk_iop_gpio : wire
 reg_intpolclr : cmsdk_iop_gpio : wire
 reg_intpolset : cmsdk_iop_gpio : wire
 reg_intpol_padded : cmsdk_iop_gpio : reg
 reg_intstat : cmsdk_iop_gpio : wire
 reg_intstat_padded : cmsdk_iop_gpio : reg
 reg_inttype : cmsdk_iop_gpio : wire
 reg_inttypeclr : cmsdk_iop_gpio : wire
 reg_inttypeset : cmsdk_iop_gpio : wire
 reg_inttype_padded : cmsdk_iop_gpio : reg
 reg_in_sync1 : cmsdk_iop_gpio : reg
 reg_in_sync2 : cmsdk_iop_gpio : reg
 reg_last_datain : cmsdk_iop_gpio : reg
 reg_lockupreset : cmsdk_mcu_sysctrl : reg
 reg_lockupreset_write : cmsdk_mcu_sysctrl : wire
 reg_master : soclabs_4x7_MasterInput : reg
 reg_mastlock : soclabs_4x7_MasterInput : reg
 reg_pmuenable : cmsdk_mcu_sysctrl : reg
 reg_pmuenable_write : cmsdk_mcu_sysctrl : wire
 reg_prot : soclabs_4x7_MasterInput : reg
 reg_rdata_cfg : cmsdk_ahb_to_apb : wire
 reg_read_enable : cmsdk_mcu_sysctrl : reg
 reg_remap : cmsdk_mcu_sysctrl : reg
 reg_remap_write : cmsdk_mcu_sysctrl : wire
 reg_resetinfo : cmsdk_mcu_sysctrl : reg
 reg_resetinfo_en : cmsdk_mcu_sysctrl : wire
 reg_resetinfo_write : cmsdk_mcu_sysctrl : wire
 reg_rxintr : cmsdk_apb_usrt : reg
 reg_rx_buf : cmsdk_apb_usrt : reg
 reg_rx_overrun : cmsdk_apb_usrt : reg
 reg_size : soclabs_4x7_MasterInput : reg
 reg_stclken : cmsdk_mcu_stclkctrl : reg
 reg_trans : soclabs_4x7_MasterInput : reg
 reg_txd : cmsdk_apb_usrt : reg
 reg_txintr : cmsdk_apb_usrt : reg
 reg_tx_buf : cmsdk_apb_usrt : reg
 reg_tx_overrun : cmsdk_apb_usrt : reg
 reg_wdata_cfg : cmsdk_ahb_to_apb : wire
 reg_write : soclabs_4x7_MasterInput : reg
 reg_write_enable : cmsdk_mcu_sysctrl : reg
 reload_f : cmsdk_apb_usrt : wire
 reload_i : cmsdk_apb_usrt : wire
 REMAP : cmsdk_mcu_sysctrl : output
Connects up to:nanosoc_sysio:u_cmsdk_mcu_sysctrl:REMAP_CTRL 
 REMAP : nanosoc_chip : wire
Connects down to:soclabs_4x7_AhbMatrix_lite:u_soclabs_4x7_AhbMatrix_lite:REMAP 
 REMAP : soclabs_4x7_AhbMatrix : input wire
Connects down to:soclabs_4x7_MatrixDecode_adp:u_soclabs_4x7_matrixdecode_adp:remapping_dec , soclabs_4x7_MatrixDecode_cpu:u_soclabs_4x7_matrixdecode_cpu:remapping_dec 
Connects up to:soclabs_4x7_AhbMatrix_lite:usoclabs_4x7_AhbMatrix:REMAP 
 REMAP : soclabs_4x7_AhbMatrix_lite : input wire
Connects down to:soclabs_4x7_AhbMatrix:usoclabs_4x7_AhbMatrix:REMAP 
Connects up to:nanosoc_chip:u_soclabs_4x7_AhbMatrix_lite:REMAP 
 remapping_dec : soclabs_4x7_MatrixDecode_adp : input wire
Connects up to:soclabs_4x7_AhbMatrix:u_soclabs_4x7_matrixdecode_adp:REMAP 
 remapping_dec : soclabs_4x7_MatrixDecode_cpu : input wire
Connects up to:soclabs_4x7_AhbMatrix:u_soclabs_4x7_matrixdecode_cpu:REMAP 
 REMAP_CTRL : nanosoc_sysio : output
Connects down to:cmsdk_mcu_sysctrl:u_cmsdk_mcu_sysctrl:REMAP 
Connects up to:nanosoc_chip:u_nanosoc_sysio:ROM_MAP 
 request : pl230_ahb_ctrl : reg
 req_delay : pl230_ahb_ctrl : reg
 req_delay_nxt : pl230_ahb_ctrl : wire
 req_port0 : soclabs_4x7_Arbiter : input wire
Connects up to:soclabs_4x7_SlaveOutput:u_output_arb:req_port0 
 req_port0 : soclabs_4x7_SlaveOutput : wire
Connects down to:soclabs_4x7_Arbiter:u_output_arb:req_port0 
 req_port1 : soclabs_4x7_Arbiter : input wire
Connects up to:soclabs_4x7_SlaveOutput:u_output_arb:req_port1 
 req_port1 : soclabs_4x7_SlaveOutput : wire
Connects down to:soclabs_4x7_Arbiter:u_output_arb:req_port1 
 req_port2 : soclabs_4x7_Arbiter : input wire
Connects up to:soclabs_4x7_SlaveOutput:u_output_arb:req_port2 
 req_port2 : soclabs_4x7_SlaveOutput : wire
Connects down to:soclabs_4x7_Arbiter:u_output_arb:req_port2 
 req_port3 : soclabs_4x7_Arbiter : input wire
Connects up to:soclabs_4x7_SlaveOutput:u_output_arb:req_port3 
 req_port3 : soclabs_4x7_SlaveOutput : wire
Connects down to:soclabs_4x7_Arbiter:u_output_arb:req_port3 
 req_wait : pl230_ahb_ctrl : wire
 RESETn : cmsdk_uart_capture : input (used in @negedge)
Connects up to:tb_cmsdk_mcu:u_cmsdk_uart_capture:NRST , tb_cmsdk_mcu:u_cmsdk_uart_capture1:NRST , tb_cmsdk_mcu:u_cmsdk_uart_capture2:NRST 
 resetn : ft1248_streamio_v1_0 : input (used in @negedge)
Connects up to:nanosoc_chip:u_ftdio_com:HRESETn 
 reset_n : cmsdk_mcu_clkctrl : wire (used in @negedge)
 reset_n_q : cmsdk_clkreset : reg
 reset_sync_reg : cmsdk_mcu_clkctrl : reg
 resp_dec0 : soclabs_4x7_MatrixDecode_adp : input wire
Connects up to:soclabs_4x7_AhbMatrix:u_soclabs_4x7_matrixdecode_adp:HRESP_rom1 
 resp_dec0 : soclabs_4x7_MatrixDecode_cpu : input wire
Connects up to:soclabs_4x7_AhbMatrix:u_soclabs_4x7_matrixdecode_cpu:HRESP_rom1 
 resp_dec0 : soclabs_4x7_MatrixDecode_dma : input wire
Connects up to:soclabs_4x7_AhbMatrix:u_soclabs_4x7_matrixdecode_dma:HRESP_rom1 
 resp_dec0 : soclabs_4x7_MatrixDecode_dma2 : input wire
Connects up to:soclabs_4x7_AhbMatrix:u_soclabs_4x7_matrixdecode_dma2:HRESP_rom1 
 resp_dec1 : soclabs_4x7_MatrixDecode_adp : input wire
Connects up to:soclabs_4x7_AhbMatrix:u_soclabs_4x7_matrixdecode_adp:HRESP_ram2 
 resp_dec1 : soclabs_4x7_MatrixDecode_cpu : input wire
Connects up to:soclabs_4x7_AhbMatrix:u_soclabs_4x7_matrixdecode_cpu:HRESP_ram2 
 resp_dec1 : soclabs_4x7_MatrixDecode_dma : input wire
Connects up to:soclabs_4x7_AhbMatrix:u_soclabs_4x7_matrixdecode_dma:HRESP_ram2 
 resp_dec1 : soclabs_4x7_MatrixDecode_dma2 : input wire
Connects up to:soclabs_4x7_AhbMatrix:u_soclabs_4x7_matrixdecode_dma2:HRESP_ram2 
 resp_dec2 : soclabs_4x7_MatrixDecode_adp : input wire
Connects up to:soclabs_4x7_AhbMatrix:u_soclabs_4x7_matrixdecode_adp:HRESP_ram3 
 resp_dec2 : soclabs_4x7_MatrixDecode_cpu : input wire
Connects up to:soclabs_4x7_AhbMatrix:u_soclabs_4x7_matrixdecode_cpu:HRESP_ram3 
 resp_dec2 : soclabs_4x7_MatrixDecode_dma : input wire
Connects up to:soclabs_4x7_AhbMatrix:u_soclabs_4x7_matrixdecode_dma:HRESP_ram3 
 resp_dec2 : soclabs_4x7_MatrixDecode_dma2 : input wire
Connects up to:soclabs_4x7_AhbMatrix:u_soclabs_4x7_matrixdecode_dma2:HRESP_ram3 
 resp_dec3 : soclabs_4x7_MatrixDecode_adp : input wire
Connects up to:soclabs_4x7_AhbMatrix:u_soclabs_4x7_matrixdecode_adp:HRESP_sys 
 resp_dec3 : soclabs_4x7_MatrixDecode_cpu : input wire
Connects up to:soclabs_4x7_AhbMatrix:u_soclabs_4x7_matrixdecode_cpu:HRESP_sys 
 resp_dec3 : soclabs_4x7_MatrixDecode_dma : input wire
Connects up to:soclabs_4x7_AhbMatrix:u_soclabs_4x7_matrixdecode_dma:HRESP_sys 
 resp_dec3 : soclabs_4x7_MatrixDecode_dma2 : input wire
Connects up to:soclabs_4x7_AhbMatrix:u_soclabs_4x7_matrixdecode_dma2:HRESP_sys 
 resp_dec4 : soclabs_4x7_MatrixDecode_adp : input wire
Connects up to:soclabs_4x7_AhbMatrix:u_soclabs_4x7_matrixdecode_adp:HRESP_ram8 
 resp_dec4 : soclabs_4x7_MatrixDecode_cpu : input wire
Connects up to:soclabs_4x7_AhbMatrix:u_soclabs_4x7_matrixdecode_cpu:HRESP_ram8 
 resp_dec4 : soclabs_4x7_MatrixDecode_dma : input wire
Connects up to:soclabs_4x7_AhbMatrix:u_soclabs_4x7_matrixdecode_dma:HRESP_ram8 
 resp_dec4 : soclabs_4x7_MatrixDecode_dma2 : input wire
Connects up to:soclabs_4x7_AhbMatrix:u_soclabs_4x7_matrixdecode_dma2:HRESP_ram8 
 resp_dec5 : soclabs_4x7_MatrixDecode_adp : input wire
Connects up to:soclabs_4x7_AhbMatrix:u_soclabs_4x7_matrixdecode_adp:HRESP_ram9 
 resp_dec5 : soclabs_4x7_MatrixDecode_cpu : input wire
Connects up to:soclabs_4x7_AhbMatrix:u_soclabs_4x7_matrixdecode_cpu:HRESP_ram9 
 resp_dec5 : soclabs_4x7_MatrixDecode_dma : input wire
Connects up to:soclabs_4x7_AhbMatrix:u_soclabs_4x7_matrixdecode_dma:HRESP_ram9 
 resp_dec5 : soclabs_4x7_MatrixDecode_dma2 : input wire
Connects up to:soclabs_4x7_AhbMatrix:u_soclabs_4x7_matrixdecode_dma2:HRESP_ram9 
 resp_dec6 : soclabs_4x7_MatrixDecode_adp : input wire
Connects up to:soclabs_4x7_AhbMatrix:u_soclabs_4x7_matrixdecode_adp:HRESP_exp 
 resp_dec6 : soclabs_4x7_MatrixDecode_cpu : input wire
Connects up to:soclabs_4x7_AhbMatrix:u_soclabs_4x7_matrixdecode_cpu:HRESP_exp 
 resp_dec6 : soclabs_4x7_MatrixDecode_dma : input wire
Connects up to:soclabs_4x7_AhbMatrix:u_soclabs_4x7_matrixdecode_dma:HRESP_exp 
 resp_dec6 : soclabs_4x7_MatrixDecode_dma2 : input wire
Connects up to:soclabs_4x7_AhbMatrix:u_soclabs_4x7_matrixdecode_dma2:HRESP_exp 
 resp_dft_slv : soclabs_4x7_MatrixDecode_adp : wire
Connects down to:soclabs_4x7_AhbMatrix_default_slave:u_soclabs_4x7_AhbMatrix_default_slave:HRESP 
 resp_dft_slv : soclabs_4x7_MatrixDecode_cpu : wire
Connects down to:soclabs_4x7_AhbMatrix_default_slave:u_soclabs_4x7_AhbMatrix_default_slave:HRESP 
 resp_dft_slv : soclabs_4x7_MatrixDecode_dma : wire
Connects down to:soclabs_4x7_AhbMatrix_default_slave:u_soclabs_4x7_AhbMatrix_default_slave:HRESP 
 resp_dft_slv : soclabs_4x7_MatrixDecode_dma2 : wire
Connects down to:soclabs_4x7_AhbMatrix_default_slave:u_soclabs_4x7_AhbMatrix_default_slave:HRESP 
 resp_ip : soclabs_4x7_MasterInput : input wire
Connects up to:soclabs_4x7_AhbMatrix:u_soclabs_4x7_MasterInput_0:i_resp0 , soclabs_4x7_AhbMatrix:u_soclabs_4x7_MasterInput_1:i_resp1 , soclabs_4x7_AhbMatrix:u_soclabs_4x7_MasterInput_2:i_resp2 , soclabs_4x7_AhbMatrix:u_soclabs_4x7_MasterInput_3:i_resp3 
 resp_state : cmsdk_ahb_default_slave : reg
 rise_edge_int : cmsdk_iop_gpio : wire
 rombyte0 : SROM_Ax32 : reg
 rombyte1 : SROM_Ax32 : reg
 rombyte2 : SROM_Ax32 : reg
 rombyte3 : SROM_Ax32 : reg
 ROM_MAP : nanosoc_chip : wire
Connects down to:nanosoc_sysio:u_nanosoc_sysio:REMAP_CTRL 
 RSTBYPASS : cm0_dbg_reset_sync : input
Connects up to:CORTEXM0INTEGRATION:u_dpreset_sync:RSTBYPASS 
 RSTBYPASS : cm0_rst_sync : input
Connects up to:cortexm0_rst_ctl:u_poresetn_sync:RSTBYPASS , cortexm0_rst_ctl:u_hresetn_sync:RSTBYPASS , cortexm0_rst_ctl:u_dbgresetn_sync:RSTBYPASS 
 RSTBYPASS : cmsdk_mcu_clkctrl : input
Connects up to:nanosoc_chip:u_cmsdk_mcu_clkctrl:TESTMODE 
 RSTBYPASS : CORTEXM0INTEGRATION : input
Connects down to:cm0_dbg_reset_sync:u_dpreset_sync:RSTBYPASS 
Connects up to:nanosoc_cpu:u_cortex_m0_integration:RSTBYPASS 
 RSTBYPASS : cortexm0_rst_ctl : input
Connects down to:cm0_rst_sync:u_poresetn_sync:RSTBYPASS , cm0_rst_sync:u_hresetn_sync:RSTBYPASS , cm0_rst_sync:u_dbgresetn_sync:RSTBYPASS 
Connects up to:nanosoc_chip:u_rst_ctl:TESTMODE 
 RSTBYPASS : nanosoc_cpu : input
Connects down to:CORTEXM0INTEGRATION:u_cortex_m0_integration:RSTBYPASS 
Connects up to:nanosoc_chip:u_nanosoc_cpu:TESTMODE 
 RSTIN : cm0_dbg_reset_sync : input (used in @negedge)
Connects up to:CORTEXM0INTEGRATION:u_dpreset_sync:PORESETn 
 RSTINn : cm0_rst_sync : input
Connects up to:cortexm0_rst_ctl:u_poresetn_sync:GLOBALRESETn , cortexm0_rst_ctl:u_hresetn_sync:GLOBALRESETn , cortexm0_rst_ctl:u_dbgresetn_sync:GLOBALRESETn 
 RSTn : cm0_rst_send_set : input (used in @negedge)
Connects up to:cortexm0_rst_ctl:u_hreset_req:PORESETn , cortexm0_rst_ctl:u_dbgreset_req:PORESETn 
 RSTOUT : cm0_dbg_reset_sync : output
Connects up to:CORTEXM0INTEGRATION:u_dpreset_sync:dp_reset_n 
 RSTOUTn : cm0_rst_sync : output
Connects up to:cortexm0_rst_ctl:u_dbgresetn_sync:DBGRESETn , cortexm0_rst_ctl:u_hresetn_sync:HRESETn , cortexm0_rst_ctl:u_poresetn_sync:PORESETn 
 RSTREQ : cm0_rst_sync : input
Connects up to:cortexm0_rst_ctl:u_hresetn_sync:HRESETREQ , cortexm0_rst_ctl:u_dbgresetn_sync:dbg_reset_req_sync 
 RSTREQIN : cm0_rst_send_set : input
Connects up to:cortexm0_rst_ctl:u_dbgreset_req:PMUDBGRESETREQ , cortexm0_rst_ctl:u_hreset_req:h_reset_req_in 
 RSTREQOUT : cm0_rst_send_set : output
Connects up to:cortexm0_rst_ctl:u_hreset_req:HRESETREQ , cortexm0_rst_ctl:u_dbgreset_req:dbg_reset_req_sync 
 rst_sync0 : cm0_dbg_reset_sync : reg
 rst_sync0_n : cm0_rst_sync : reg
 rst_sync1 : cm0_dbg_reset_sync : reg
 rst_sync1_n : cm0_rst_sync : reg
 rst_sync2 : cm0_dbg_reset_sync : reg
 rst_sync2_n : cm0_rst_sync : reg
 ruser_dec0 : soclabs_4x7_MatrixDecode_adp : input wire
Connects up to:soclabs_4x7_AhbMatrix:u_soclabs_4x7_matrixdecode_adp:HRUSER_rom1 
 ruser_dec0 : soclabs_4x7_MatrixDecode_cpu : input wire
Connects up to:soclabs_4x7_AhbMatrix:u_soclabs_4x7_matrixdecode_cpu:HRUSER_rom1 
 ruser_dec0 : soclabs_4x7_MatrixDecode_dma : input wire
Connects up to:soclabs_4x7_AhbMatrix:u_soclabs_4x7_matrixdecode_dma:HRUSER_rom1 
 ruser_dec0 : soclabs_4x7_MatrixDecode_dma2 : input wire
Connects up to:soclabs_4x7_AhbMatrix:u_soclabs_4x7_matrixdecode_dma2:HRUSER_rom1 
 ruser_dec1 : soclabs_4x7_MatrixDecode_adp : input wire
Connects up to:soclabs_4x7_AhbMatrix:u_soclabs_4x7_matrixdecode_adp:HRUSER_ram2 
 ruser_dec1 : soclabs_4x7_MatrixDecode_cpu : input wire
Connects up to:soclabs_4x7_AhbMatrix:u_soclabs_4x7_matrixdecode_cpu:HRUSER_ram2 
 ruser_dec1 : soclabs_4x7_MatrixDecode_dma : input wire
Connects up to:soclabs_4x7_AhbMatrix:u_soclabs_4x7_matrixdecode_dma:HRUSER_ram2 
 ruser_dec1 : soclabs_4x7_MatrixDecode_dma2 : input wire
Connects up to:soclabs_4x7_AhbMatrix:u_soclabs_4x7_matrixdecode_dma2:HRUSER_ram2 
 ruser_dec2 : soclabs_4x7_MatrixDecode_adp : input wire
Connects up to:soclabs_4x7_AhbMatrix:u_soclabs_4x7_matrixdecode_adp:HRUSER_ram3 
 ruser_dec2 : soclabs_4x7_MatrixDecode_cpu : input wire
Connects up to:soclabs_4x7_AhbMatrix:u_soclabs_4x7_matrixdecode_cpu:HRUSER_ram3 
 ruser_dec2 : soclabs_4x7_MatrixDecode_dma : input wire
Connects up to:soclabs_4x7_AhbMatrix:u_soclabs_4x7_matrixdecode_dma:HRUSER_ram3 
 ruser_dec2 : soclabs_4x7_MatrixDecode_dma2 : input wire
Connects up to:soclabs_4x7_AhbMatrix:u_soclabs_4x7_matrixdecode_dma2:HRUSER_ram3 
 ruser_dec3 : soclabs_4x7_MatrixDecode_adp : input wire
Connects up to:soclabs_4x7_AhbMatrix:u_soclabs_4x7_matrixdecode_adp:HRUSER_sys 
 ruser_dec3 : soclabs_4x7_MatrixDecode_cpu : input wire
Connects up to:soclabs_4x7_AhbMatrix:u_soclabs_4x7_matrixdecode_cpu:HRUSER_sys 
 ruser_dec3 : soclabs_4x7_MatrixDecode_dma : input wire
Connects up to:soclabs_4x7_AhbMatrix:u_soclabs_4x7_matrixdecode_dma:HRUSER_sys 
 ruser_dec3 : soclabs_4x7_MatrixDecode_dma2 : input wire
Connects up to:soclabs_4x7_AhbMatrix:u_soclabs_4x7_matrixdecode_dma2:HRUSER_sys 
 ruser_dec4 : soclabs_4x7_MatrixDecode_adp : input wire
Connects up to:soclabs_4x7_AhbMatrix:u_soclabs_4x7_matrixdecode_adp:HRUSER_ram8 
 ruser_dec4 : soclabs_4x7_MatrixDecode_cpu : input wire
Connects up to:soclabs_4x7_AhbMatrix:u_soclabs_4x7_matrixdecode_cpu:HRUSER_ram8 
 ruser_dec4 : soclabs_4x7_MatrixDecode_dma : input wire
Connects up to:soclabs_4x7_AhbMatrix:u_soclabs_4x7_matrixdecode_dma:HRUSER_ram8 
 ruser_dec4 : soclabs_4x7_MatrixDecode_dma2 : input wire
Connects up to:soclabs_4x7_AhbMatrix:u_soclabs_4x7_matrixdecode_dma2:HRUSER_ram8 
 ruser_dec5 : soclabs_4x7_MatrixDecode_adp : input wire
Connects up to:soclabs_4x7_AhbMatrix:u_soclabs_4x7_matrixdecode_adp:HRUSER_ram9 
 ruser_dec5 : soclabs_4x7_MatrixDecode_cpu : input wire
Connects up to:soclabs_4x7_AhbMatrix:u_soclabs_4x7_matrixdecode_cpu:HRUSER_ram9 
 ruser_dec5 : soclabs_4x7_MatrixDecode_dma : input wire
Connects up to:soclabs_4x7_AhbMatrix:u_soclabs_4x7_matrixdecode_dma:HRUSER_ram9 
 ruser_dec5 : soclabs_4x7_MatrixDecode_dma2 : input wire
Connects up to:soclabs_4x7_AhbMatrix:u_soclabs_4x7_matrixdecode_dma2:HRUSER_ram9 
 ruser_dec6 : soclabs_4x7_MatrixDecode_adp : input wire
Connects up to:soclabs_4x7_AhbMatrix:u_soclabs_4x7_matrixdecode_adp:HRUSER_exp 
 ruser_dec6 : soclabs_4x7_MatrixDecode_cpu : input wire
Connects up to:soclabs_4x7_AhbMatrix:u_soclabs_4x7_matrixdecode_cpu:HRUSER_exp 
 ruser_dec6 : soclabs_4x7_MatrixDecode_dma : input wire
Connects up to:soclabs_4x7_AhbMatrix:u_soclabs_4x7_matrixdecode_dma:HRUSER_exp 
 ruser_dec6 : soclabs_4x7_MatrixDecode_dma2 : input wire
Connects up to:soclabs_4x7_AhbMatrix:u_soclabs_4x7_matrixdecode_dma2:HRUSER_exp 
 rwdata_reg : cmsdk_ahb_to_apb : reg
 rxbuf_sample : cmsdk_apb_usrt : wire
 RXD : cmsdk_apb_usrt : wire
 RXD : cmsdk_uart_capture : input
Connects up to:tb_cmsdk_mcu:u_cmsdk_uart_capture:UARTXD , tb_cmsdk_mcu:u_cmsdk_uart_capture1:ft_rxd2uart , tb_cmsdk_mcu:u_cmsdk_uart_capture2:ft_txd2uart 
 rxdone : ft1248_streamio_v1_0 : reg
 rxd_lpf : cmsdk_apb_usrt : reg
 rxd_sync_1 : cmsdk_apb_usrt : reg
 rxd_sync_2 : cmsdk_apb_usrt : reg
 rxd_tdata : ft1248_streamio_v1_0 : input
Connects up to:nanosoc_chip:u_ftdio_com:comio_tx_data8 
 rxd_tlast : ft1248_streamio_v1_0 : input
 rxd_tready : ft1248_streamio_v1_0 : output
Connects up to:nanosoc_chip:u_ftdio_com:comio_tx_ready 
 rxd_tvalid : ft1248_streamio_v1_0 : input
Connects up to:nanosoc_chip:u_ftdio_com:comio_tx_valid 
 RXEV : CORTEXM0INTEGRATION : input
Connects up to:nanosoc_cpu:u_cortex_m0_integration:RXEV 
 RXEV : nanosoc_chip : wire
Connects down to:nanosoc_cpu:u_nanosoc_cpu:RXEV 
 RXEV : nanosoc_cpu : input
Connects down to:CORTEXM0INTEGRATION:u_cortex_m0_integration:RXEV 
Connects up to:nanosoc_chip:u_nanosoc_cpu:RXEV 
 rxev_pend : CORTEXM0INTEGRATION : wire
Connects down to:CORTEXM0:u_cortexm0:RXEV 
 RXINT : cmsdk_apb_usrt : output
 RXOVRINT : cmsdk_apb_usrt : output
 rxrdy : ft1248_streamio_v1_0 : reg
 rx_buf_full : cmsdk_apb_usrt : reg
 RX_DATA8_i : cmsdk_apb_usrt : input
Connects up to:nanosoc_chip:u_apb_usrt_com:stdio_tx_data8 
 rx_data_read : cmsdk_apb_usrt : wire
 rx_overflow_intr : cmsdk_apb_usrt : wire
 rx_overrun : cmsdk_apb_usrt : wire
 RX_READY_o : cmsdk_apb_usrt : output
Connects up to:nanosoc_chip:u_apb_usrt_com:stdio_tx_ready 
 rx_shift_buf : cmsdk_apb_usrt : reg
 rx_shift_in : cmsdk_apb_usrt : wire
 rx_shift_reg : cmsdk_uart_capture : reg
 rx_state : cmsdk_apb_usrt : reg
 rx_state_inc : cmsdk_apb_usrt : wire
 rx_state_update : cmsdk_apb_usrt : wire
 rx_tick_cnt : cmsdk_apb_usrt : reg
 RX_VALID_i : cmsdk_apb_usrt : input
Connects up to:nanosoc_chip:u_apb_usrt_com:stdio_tx_valid 
 r_override : pl230_ahb_ctrl : wire
ABCDEFGHILMNOPRSTUVWX
Next PageHierarchyFilesModulesSignalsTasksFunctionsHelp

This page: Created:Wed Feb 22 13:33:07 2023

Verilog converted to html by v2html 7.30.1.3 (written by Costas Calamvokis).Help