Prev PageHierarchyFilesModulesSignalsTasksFunctionsHelp
ABCDEFGHILMNOPRSTUVWX

Signals index

B
 banner : ADPmanager : reg
 baseaddr : CORTEXM0INTEGRATION : wire
Connects down to:CORTEXM0DAP:u_dap:BASEADDR 
 baudclken : tb_cmsdk_mcu : wire
 bauddiv : tb_cmsdk_mcu : reg
 BAUDTICK : cmsdk_apb_usrt : wire
 baudx16_clk : tb_cmsdk_mcu : wire (used in @posedge)
 baud_clk : tb_cmsdk_mcu : wire
 baud_clk_del : tb_cmsdk_mcu : reg
 baud_div_en : cmsdk_apb_usrt : wire
 baud_updated : cmsdk_apb_usrt : reg
 bigendian : cmsdk_apb_subsystem : wire
 bigendian : cmsdk_iop_gpio : wire
 bigendian : cmsdk_mcu_sysctrl : wire
 bound : soclabs_4x7_MasterInput : reg
 bound_en : soclabs_4x7_MasterInput : wire
 bound_next : soclabs_4x7_MasterInput : wire
 BRAM0 : cmsdk_fpga_rom : reg
 BRAM0 : cmsdk_fpga_sram : reg
 BRAM1 : cmsdk_fpga_rom : reg
 BRAM1 : cmsdk_fpga_sram : reg
 BRAM2 : cmsdk_fpga_rom : reg
 BRAM2 : cmsdk_fpga_sram : reg
 BRAM3 : cmsdk_fpga_rom : reg
 BRAM3 : cmsdk_fpga_sram : reg
 buf_addr : cmsdk_ahb_to_sram : reg
 buf_data : cmsdk_ahb_to_sram : reg
 buf_data_en : cmsdk_ahb_to_sram : reg
 buf_hit : cmsdk_ahb_to_sram : reg
 buf_hit_nxt : cmsdk_ahb_to_sram : wire
 buf_pend : cmsdk_ahb_to_sram : reg
 buf_pend_nxt : cmsdk_ahb_to_sram : wire
 buf_we : cmsdk_ahb_to_sram : reg
 buf_we_nxt : cmsdk_ahb_to_sram : wire
 burst_int : soclabs_4x7_MasterInput : reg
 burst_ip : soclabs_4x7_MasterInput : output wire
Connects up to:soclabs_4x7_AhbMatrix:u_soclabs_4x7_MasterInput_0:i_burst0 , soclabs_4x7_AhbMatrix:u_soclabs_4x7_MasterInput_1:i_burst1 , soclabs_4x7_AhbMatrix:u_soclabs_4x7_MasterInput_2:i_burst2 , soclabs_4x7_AhbMatrix:u_soclabs_4x7_MasterInput_3:i_burst3 
 burst_op0 : soclabs_4x7_SlaveOutput : input wire
Connects up to:soclabs_4x7_AhbMatrix:u_soclabs_4x7_slaveoutput_0:i_burst0 , soclabs_4x7_AhbMatrix:u_soclabs_4x7_slaveoutput_1:i_burst0 , soclabs_4x7_AhbMatrix:u_soclabs_4x7_slaveoutput_2:i_burst0 , soclabs_4x7_AhbMatrix:u_soclabs_4x7_slaveoutput_3:i_burst0 , soclabs_4x7_AhbMatrix:u_soclabs_4x7_slaveoutput_4:i_burst0 , soclabs_4x7_AhbMatrix:u_soclabs_4x7_slaveoutput_5:i_burst0 , soclabs_4x7_AhbMatrix:u_soclabs_4x7_slaveoutput_6:i_burst0 
 burst_op1 : soclabs_4x7_SlaveOutput : input wire
Connects up to:soclabs_4x7_AhbMatrix:u_soclabs_4x7_slaveoutput_0:i_burst1 , soclabs_4x7_AhbMatrix:u_soclabs_4x7_slaveoutput_1:i_burst1 , soclabs_4x7_AhbMatrix:u_soclabs_4x7_slaveoutput_2:i_burst1 , soclabs_4x7_AhbMatrix:u_soclabs_4x7_slaveoutput_3:i_burst1 , soclabs_4x7_AhbMatrix:u_soclabs_4x7_slaveoutput_4:i_burst1 , soclabs_4x7_AhbMatrix:u_soclabs_4x7_slaveoutput_5:i_burst1 , soclabs_4x7_AhbMatrix:u_soclabs_4x7_slaveoutput_6:i_burst1 
 burst_op2 : soclabs_4x7_SlaveOutput : input wire
Connects up to:soclabs_4x7_AhbMatrix:u_soclabs_4x7_slaveoutput_0:i_burst2 , soclabs_4x7_AhbMatrix:u_soclabs_4x7_slaveoutput_1:i_burst2 , soclabs_4x7_AhbMatrix:u_soclabs_4x7_slaveoutput_2:i_burst2 , soclabs_4x7_AhbMatrix:u_soclabs_4x7_slaveoutput_3:i_burst2 , soclabs_4x7_AhbMatrix:u_soclabs_4x7_slaveoutput_4:i_burst2 , soclabs_4x7_AhbMatrix:u_soclabs_4x7_slaveoutput_5:i_burst2 , soclabs_4x7_AhbMatrix:u_soclabs_4x7_slaveoutput_6:i_burst2 
 burst_op3 : soclabs_4x7_SlaveOutput : input wire
Connects up to:soclabs_4x7_AhbMatrix:u_soclabs_4x7_slaveoutput_0:i_burst3 , soclabs_4x7_AhbMatrix:u_soclabs_4x7_slaveoutput_1:i_burst3 , soclabs_4x7_AhbMatrix:u_soclabs_4x7_slaveoutput_2:i_burst3 , soclabs_4x7_AhbMatrix:u_soclabs_4x7_slaveoutput_3:i_burst3 , soclabs_4x7_AhbMatrix:u_soclabs_4x7_slaveoutput_4:i_burst3 , soclabs_4x7_AhbMatrix:u_soclabs_4x7_slaveoutput_5:i_burst3 , soclabs_4x7_AhbMatrix:u_soclabs_4x7_slaveoutput_6:i_burst3 
 burst_override : soclabs_4x7_MasterInput : reg
 burst_override_next : soclabs_4x7_MasterInput : wire
 bwid1 : ft1248_streamio_v1_0 : wire
 bwid2 : ft1248_streamio_v1_0 : wire
 bwid4 : ft1248_streamio_v1_0 : wire
 bwid8 : ft1248_streamio_v1_0 : wire
 BYPASS : cm0_pmu_acg : input
Connects up to:cortexm0_pmu:u_hclk:CGBYPASS , cortexm0_pmu:u_dclk:CGBYPASS , cortexm0_pmu:u_fclk:CGBYPASS 
 byte_at_00 : cmsdk_ahb_to_sram : wire
 byte_at_01 : cmsdk_ahb_to_sram : wire
 byte_at_10 : cmsdk_ahb_to_sram : wire
 byte_at_11 : cmsdk_ahb_to_sram : wire
 byte_control : pl230_dma_data : wire
 byte_sel0 : pl230_dma_data : wire
 byte_sel1 : pl230_dma_data : wire
 byte_sel2 : pl230_dma_data : wire
 byte_sel3 : pl230_dma_data : wire
 byte_sel_0 : cmsdk_ahb_to_sram : wire
 byte_sel_1 : cmsdk_ahb_to_sram : wire
 byte_sel_2 : cmsdk_ahb_to_sram : wire
 byte_sel_3 : cmsdk_ahb_to_sram : wire
ABCDEFGHILMNOPRSTUVWX
Next PageHierarchyFilesModulesSignalsTasksFunctionsHelp

This page: Created:Wed Feb 22 13:33:07 2023

Verilog converted to html by v2html 7.30.1.3 (written by Costas Calamvokis).Help