Skip to content
Snippets Groups Projects
Select Git revision
  • 0ae37a6dfee9ae5b316ed5aa450232a495222e16
  • main default protected
2 results

fpga_timing.xdc

Blame
  • fpga_timing.xdc 59 B
    create_clock -name EXT_CLK -period 10 [get_ports CLK_IN_P]