Prev PageHierarchyFilesModulesSignalsTasksFunctionsHelp
ABCDEFGHILMNOPRSTUWX

Signals index

X
 XTAL1 : cmsdk_mcu : input
Connects down to:cmsdk_mcu_clkctrl:u_cmsdk_mcu_clkctrl:XTAL1 
Connects up to:tb_cmsdk_mcu:u_cmsdk_mcu:XTAL1 
 XTAL1 : cmsdk_mcu_clkctrl : input
Connects up to:cmsdk_mcu:u_cmsdk_mcu_clkctrl:XTAL1 
 XTAL1 : tb_cmsdk_mcu : wire (used in @posedge)
Connects down to:cmsdk_mcu:u_cmsdk_mcu:XTAL1 , cmsdk_clkreset:u_cmsdk_clkreset:CLK , cmsdk_debug_tester:u_cmsdk_debug_tester:CLK 
 XTAL2 : cmsdk_mcu : output
Connects down to:cmsdk_mcu_clkctrl:u_cmsdk_mcu_clkctrl:XTAL2 
Connects up to:tb_cmsdk_mcu:u_cmsdk_mcu:XTAL2 
 XTAL2 : cmsdk_mcu_clkctrl : output
Connects up to:cmsdk_mcu:u_cmsdk_mcu_clkctrl:XTAL2 
 XTAL2 : tb_cmsdk_mcu : wire
Connects down to:cmsdk_mcu:u_cmsdk_mcu:XTAL2 
ABCDEFGHILMNOPRSTUWX
HierarchyFilesModulesSignalsTasksFunctionsHelp

This page: Created:Wed Nov 24 14:08:44 2021

Verilog converted to html by v2html 7.30.1.3 (written by Costas Calamvokis).Help