Skip to content
Snippets Groups Projects
Select Git revision
  • 61b7fc5efc4e4d69ffb075582b5bebd6ec80285e
  • main default protected
2 results

bare.sh

Blame
  • fpga_timing.xdc 59 B
    create_clock -name EXT_CLK -period 10 [get_ports CLK_IN_P]