AHB QSPI core, including cache for XiP
soclabs Arm Cortex-M0 based micro-controller design example(s)
Updated