Skip to content
GitLab
Explore
Sign in
Register
Primary navigation
Search or go to…
Project
S
soclabs-cortexm0-mcu
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Wiki
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Snippets
Deploy
Releases
Package registry
Model registry
Operate
Terraform modules
Monitor
Incidents
Analyze
Value stream analytics
Contributor analytics
Repository analytics
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
dwf1m12
soclabs-cortexm0-mcu
Repository
e35827b287e5f06cb18146868a74d91b58cf4b24
Select Git revision
Branches
2
master
default
protected
dev_release1
Tags
2
FPGA-dev-v2.4
FPGA-dev-v2.3
4 results
soclabs-cortexm0-mcu
GLIB
pads
verilog
PAD_VDDSOC.v
Find file
Blame
Permalink
3 years ago
e35827b2
clean up clock and reset port pad connections and update GLIB dummy power pads
· e35827b2
dwf1m12
authored
3 years ago
e35827b2
History
clean up clock and reset port pad connections and update GLIB dummy power pads
dwf1m12
authored
3 years ago
