| Prev Page | Hierarchy | Files | Modules | Signals | Tasks | Functions | Help |
| A | B | C | D | E | F | G | H | I | L | M | N | O | P | R | S | T | U | W | X |
| B |
| Connects down to: | CORTEXM0DAP:u_dap:BASEADDR |
| Connects down to: | cmsdk_mcu_system:u_cmsdk_mcu_system:boot_hrdata , cmsdk_ahb_rom:u_ahb_bootloader:HRDATA |
| Connects down to: | cmsdk_ahb_slave_mux:u_ahb_slave_mux_sys_bus:HRDATA2 |
| Connects up to: | cmsdk_mcu:u_cmsdk_mcu_system:boot_hrdata |
| Connects down to: | cmsdk_mcu_system:u_cmsdk_mcu_system:boot_hreadyout , cmsdk_ahb_rom:u_ahb_bootloader:HREADYOUT |
| Connects down to: | cmsdk_ahb_slave_mux:u_ahb_slave_mux_sys_bus:HREADYOUT2 |
| Connects up to: | cmsdk_mcu:u_cmsdk_mcu_system:boot_hreadyout |
| Connects down to: | cmsdk_mcu_system:u_cmsdk_mcu_system:boot_hresp , cmsdk_ahb_rom:u_ahb_bootloader:HRESP |
| Connects down to: | cmsdk_ahb_slave_mux:u_ahb_slave_mux_sys_bus:HRESP2 |
| Connects up to: | cmsdk_mcu:u_cmsdk_mcu_system:boot_hresp |
| Connects down to: | cmsdk_mcu_system:u_cmsdk_mcu_system:boot_hsel , cmsdk_ahb_rom:u_ahb_bootloader:HSEL |
| Connects up to: | cmsdk_mcu_system:u_addr_decode:boot_hsel |
| Connects down to: | cmsdk_mcu_addr_decode:u_addr_decode:boot_hsel , cmsdk_ahb_slave_mux:u_ahb_slave_mux_sys_bus:HSEL2 |
| Connects up to: | cmsdk_mcu:u_cmsdk_mcu_system:boot_hsel |
| Connects up to: | cortexm0_pmu:u_hclk:CGBYPASS , cortexm0_pmu:u_dclk:CGBYPASS , cortexm0_pmu:u_fclk:CGBYPASS |
| C |
| Connects down to: | cortexm0_pmu:u_cortexm0_pmu:CDBGPWRUPACK , cmsdk_mcu_system:u_cmsdk_mcu_system:CDBGPWRUPACK |
| Connects down to: | CORTEXM0INTEGRATION:u_cortex_m0_integration:CDBGPWRUPACK |
| Connects up to: | cmsdk_mcu:u_cmsdk_mcu_system:CDBGPWRUPACK |
| Connects up to: | cmsdk_mcu_system:u_cortex_m0_integration:CDBGPWRUPACK |
| Connects down to: | cm0_pmu_cdc_send_reset:u_cdbgpwrupack:REGDO |
| Connects up to: | cmsdk_mcu:u_cortexm0_pmu:CDBGPWRUPACK |
| Connects down to: | cortexm0_pmu:u_cortexm0_pmu:CDBGPWRUPREQ , cmsdk_mcu_system:u_cmsdk_mcu_system:CDBGPWRUPREQ |
| Connects down to: | CORTEXM0INTEGRATION:u_cortex_m0_integration:CDBGPWRUPREQ |
| Connects up to: | cmsdk_mcu:u_cmsdk_mcu_system:CDBGPWRUPREQ |
| Connects up to: | cmsdk_mcu_system:u_cortex_m0_integration:CDBGPWRUPREQ |
| Connects down to: | cm0_pmu_sync_reset:u_dbg_pupreq_sync:SYNCDI |
| Connects up to: | cmsdk_mcu:u_cortexm0_pmu:CDBGPWRUPREQ |
| Connects down to: | cm0_pmu_sync_reset:u_dbg_pupreq_sync:SYNCDO |
| Connects down to: | CORTEXM0DAP:u_dap:CDBGPWRUPACK |
| Connects down to: | CORTEXM0DAP:u_dap:CDBGPWRUPREQ |
| Connects up to: | cmsdk_mcu:u_cmsdk_mcu_clkctrl:TESTMODE |
| Connects down to: | cm0_pmu_acg:u_hclk:BYPASS , cm0_pmu_acg:u_dclk:BYPASS , cm0_pmu_acg:u_fclk:BYPASS |
| Connects up to: | cmsdk_mcu:u_cortexm0_pmu:TESTMODE |
| Connects up to: | pl230_udma:u_pl230_ahb_ctrl:chnl_ctrl_hprot3to1 |
| Connects up to: | pl230_udma:u_pl230_apb_regs:chnl_ctrl_hprot3to1 |
| Connects down to: | pl230_apb_regs:u_pl230_apb_regs:chnl_ctrl_hprot3to1 , pl230_ahb_ctrl:u_pl230_ahb_ctrl:chnl_ctrl_hprot3to1 |
| Connects up to: | pl230_udma:u_pl230_ahb_ctrl:chnl_enable_status |
| Connects up to: | pl230_udma:u_pl230_apb_regs:chnl_enable_status |
| Connects down to: | pl230_apb_regs:u_pl230_apb_regs:chnl_enable_status , pl230_ahb_ctrl:u_pl230_ahb_ctrl:chnl_enable_status |
| Connects up to: | pl230_udma:u_pl230_ahb_ctrl:chnl_priority_status |
| Connects up to: | pl230_udma:u_pl230_apb_regs:chnl_priority_status |
| Connects down to: | pl230_apb_regs:u_pl230_apb_regs:chnl_priority_status , pl230_ahb_ctrl:u_pl230_ahb_ctrl:chnl_priority_status |
| Connects up to: | pl230_udma:u_pl230_ahb_ctrl:chnl_pri_alt_status |
| Connects up to: | pl230_udma:u_pl230_apb_regs:chnl_pri_alt_status |
| Connects down to: | pl230_apb_regs:u_pl230_apb_regs:chnl_pri_alt_status , pl230_ahb_ctrl:u_pl230_ahb_ctrl:chnl_pri_alt_status |
| Connects up to: | pl230_udma:u_pl230_ahb_ctrl:chnl_req_mask_status |
| Connects up to: | pl230_udma:u_pl230_apb_regs:chnl_req_mask_status |
| Connects down to: | pl230_apb_regs:u_pl230_apb_regs:chnl_req_mask_status , pl230_ahb_ctrl:u_pl230_ahb_ctrl:chnl_req_mask_status |
| Connects up to: | pl230_udma:u_pl230_ahb_ctrl:chnl_sw_request |
| Connects up to: | pl230_udma:u_pl230_apb_regs:chnl_sw_request |
| Connects down to: | pl230_apb_regs:u_pl230_apb_regs:chnl_sw_request , pl230_ahb_ctrl:u_pl230_ahb_ctrl:chnl_sw_request |
| Connects up to: | pl230_udma:u_pl230_ahb_ctrl:chnl_useburst_status |
| Connects up to: | pl230_udma:u_pl230_apb_regs:chnl_useburst_status |
| Connects down to: | pl230_apb_regs:u_pl230_apb_regs:chnl_useburst_status , pl230_ahb_ctrl:u_pl230_ahb_ctrl:chnl_useburst_status |
| Connects up to: | CORTEXM0INTEGRATION:u_dpreset_sync:SWCLKTCK |
| Connects up to: | cortexm0_rst_ctl:u_hreset_req:FCLK , cortexm0_rst_ctl:u_dbgreset_req:FCLK |
| Connects up to: | cortexm0_rst_ctl:u_dbgresetn_sync:DCLK , cortexm0_rst_ctl:u_poresetn_sync:FCLK , cortexm0_rst_ctl:u_hresetn_sync:HCLK |
| Connects up to: | tb_cmsdk_mcu:u_cmsdk_clkreset:XTAL1 |
| Connects up to: | tb_cmsdk_mcu:u_cmsdk_uart_capture:PCLK |
| Connects up to: | cortexm0_pmu:u_hclk:FCLK , cortexm0_pmu:u_dclk:FCLK , cortexm0_pmu:u_fclk:FCLK |
| Connects up to: | cortexm0_pmu:u_dclk:DCLK , cortexm0_pmu:u_hclk:HCLK , cortexm0_pmu:u_fclk:SCLK |
| Connects down to: | cmsdk_mcu_clkctrl:u_cmsdk_mcu_clkctrl:SYSRESETREQ |
| Connects up to: | pl230_udma:u_pl230_ahb_ctrl:clr_useburst |
| Connects up to: | pl230_udma:u_pl230_apb_regs:clr_useburst |
| Connects down to: | pl230_apb_regs:u_pl230_apb_regs:clr_useburst , pl230_ahb_ctrl:u_pl230_ahb_ctrl:clr_useburst |
| Connects down to: | CORTEXM0INTEGRATION:u_cortex_m0_integration:HADDR |
| Connects down to: | CORTEXM0INTEGRATION:u_cortex_m0_integration:HBURST |
| Connects down to: | CORTEXM0INTEGRATION:u_cortex_m0_integration:HMASTER |
| Connects down to: | CORTEXM0INTEGRATION:u_cortex_m0_integration:HMASTLOCK |
| Connects down to: | CORTEXM0INTEGRATION:u_cortex_m0_integration:HPROT |
| Connects down to: | CORTEXM0INTEGRATION:u_cortex_m0_integration:HRDATA |
| Connects down to: | CORTEXM0INTEGRATION:u_cortex_m0_integration:HREADY |
| Connects down to: | CORTEXM0INTEGRATION:u_cortex_m0_integration:HRESP |
| Connects down to: | CORTEXM0INTEGRATION:u_cortex_m0_integration:HSIZE |
| Connects down to: | CORTEXM0INTEGRATION:u_cortex_m0_integration:HTRANS |
| Connects down to: | CORTEXM0INTEGRATION:u_cortex_m0_integration:HWDATA |
| Connects down to: | CORTEXM0INTEGRATION:u_cortex_m0_integration:HWRITE |
| Connects down to: | cortexm0_pmu:u_cortexm0_pmu:HRESETREQ , cortexm0_rst_ctl:u_rst_ctl:SYSRESETREQ |
| Connects down to: | cmsdk_ahb_master_mux:u_ahb_master_mux:HADDRS0 |
| Connects down to: | cmsdk_ahb_master_mux:u_ahb_master_mux:HBURSTS0 |
| Connects down to: | cmsdk_ahb_master_mux:u_ahb_master_mux:HMASTLOCKS0 |
| Connects down to: | cmsdk_ahb_master_mux:u_ahb_master_mux:HPROTS0 |
| Connects down to: | cmsdk_ahb_master_mux:u_ahb_master_mux:HRDATAS0 |
| Connects down to: | cmsdk_ahb_master_mux:u_ahb_master_mux:HREADYS0 |
| Connects down to: | cmsdk_ahb_master_mux:u_ahb_master_mux:HREADYOUTS0 |
| Connects down to: | cmsdk_ahb_master_mux:u_ahb_master_mux:HRESPS0 |
| Connects down to: | cmsdk_ahb_master_mux:u_ahb_master_mux:HSIZES0 |
| Connects down to: | cmsdk_ahb_master_mux:u_ahb_master_mux:HTRANSS0 |
| Connects down to: | cmsdk_ahb_master_mux:u_ahb_master_mux:HWDATAS0 |
| Connects down to: | cmsdk_ahb_master_mux:u_ahb_master_mux:HWRITES0 |
| Connects down to: | CORTEXM0INTEGRATION:u_cortex_m0_integration:CODEHINTDE |
| Connects down to: | CORTEXM0:u_cortexm0:CODEHINTDE |
| Connects up to: | cmsdk_mcu_system:u_cortex_m0_integration:CODEHINTDE |
| Connects down to: | CORTEXM0INTEGRATION:u_cortex_m0_integration:CODENSEQ |
| Connects down to: | CORTEXM0:u_cortexm0:CODENSEQ |
| Connects up to: | cmsdk_mcu_system:u_cortex_m0_integration:CODENSEQ |
| Connects down to: | cmsdk_iop_gpio:u_iop_gpio:COMBINT |
| Connects up to: | cmsdk_mcu_system:u_ahb_gpio_0:gpio0_combintr , cmsdk_mcu_system:u_ahb_gpio_1:gpio1_combintr |
| Connects up to: | cmsdk_ahb_gpio:u_iop_gpio:COMBINT |
| Connects up to: | pl230_udma:u_pl230_ahb_ctrl:ctrl_base_ptr |
| Connects up to: | pl230_udma:u_pl230_apb_regs:ctrl_base_ptr |
| Connects down to: | pl230_apb_regs:u_pl230_apb_regs:ctrl_base_ptr , pl230_ahb_ctrl:u_pl230_ahb_ctrl:ctrl_base_ptr |
| Connects up to: | pl230_udma:u_pl230_ahb_ctrl:ctrl_state |
| Connects up to: | pl230_udma:u_pl230_apb_regs:ctrl_state |
| Connects down to: | pl230_apb_regs:u_pl230_apb_regs:ctrl_state , pl230_ahb_ctrl:u_pl230_ahb_ctrl:ctrl_state |
| A | B | C | D | E | F | G | H | I | L | M | N | O | P | R | S | T | U | W | X |
| Next Page | Hierarchy | Files | Modules | Signals | Tasks | Functions | Help |
| This page: | Created: | Wed Nov 24 14:08:43 2021 |
| Verilog converted to html by v2html 7.30.1.3 (written by Costas Calamvokis). | Help |