Select Git revision
Project.xml
slcorem0.flist 765 B
//-----------------------------------------------------------------------------
// SLCore-M0 Top-level Filelist
// A joint work commissioned on behalf of SoC Labs, under Arm Academic Access license.
//
// Contributors
//
// David Mapstone (d.a.mapstone@soton.ac.uk)
//
// Copyright � 2021-3, SoC Labs (www.soclabs.org)
//-----------------------------------------------------------------------------
//-----------------------------------------------------------------------------
// Abstract : Verilog Command File for SLCore-M0 IP
//-----------------------------------------------------------------------------
// Include Cortex-M0 IP
-f $(SOCLABS_SLCOREM0_TECH_DIR)/flist/cortexm0_ip.flist
// SLCore IP
-f $(SOCLABS_SLCOREM0_TECH_DIR)/flist/slcorem0_ip.flist